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Abstract
As silicon (Si) complementary metal oxide semiconductor (CMOS) technology continues to
scale into the 10 nm node, chip power consumption is approaching 200 W/cm2 and any further
increase is unsustainable. Incorporating III-V compound semiconductor n-type devices into
future CMOS generations could allow for the the reduction in supply voltage, and therefore,
power consumption, while simultaneously improving on-state performance. The advanced state
of Si CMOS places stringent demands on III-V devices, however: the current 14 nm Si tri-
gate devices employ high aspect ratio, densely spaced fins which serve to significantly increase
current per chip surface area.
III-V devices need to significantly out perform state of the art Si devices in order to merit their
disruptive incorporation into the well established CMOS process. This necessitates that they too
exploit the vertical dimension. To this end, this thesis reports on the fabrication, measurement
and analysis of high aspect ratio junctionless InGaAs FinFETs.
The junctionless architecture was first demonstrated in 2010 and was shown to circumvent pro-
hibitive fabrication challenges for devices with ultra short gate lengths. This work investigated
the impact of fin width on both the on and off-state performance of 200 nm gate length devices,
with nominal fin widths of 10, 15 and 20 nm.
Excellent subthreshold performance was demonstrated, with the narrowest fin width exhibiting
a minimum subthreshold swing (SS) of 73 mV/Dec, and an average SS of 80 mV/Dec. over
two decades of current. A maximum on-current, Ion, of 80.51 µA/cm2 was measured at a gate
overdrive of 0.5 V from an off-state current, Ioff, of 100 nA/cm2 and a drain voltage, Vd, of
0.5 V, with current normalised by gated perimeter. This is competitive with other III-V junc-
tionless devices at similar gate lengths. With current normalised to base fin width, however, Ion
increases to 371.8 µA/cm2, which is a record value among equivalently normalised non-planar
III-V junctionless devices at any gate length. This technology, therefore, clearly demonstrates
the feasibility of incorporating scaled, etched InGaAs fins into future logic generations.
Perhaps the greatest bottleneck to the incorporation of III-V compounds into future CMOS tech-
nology nodes, however, is the lack of a suitable III-V PMOS candidate: co-integrating different
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material systems onto a common substate incurs great fabrication complexity, and therefore,
cost. III-V antimonides, however, have recently emerged as promising candidates for III-V
PMOS and exhibit the highest bulk electron mobility of all III-Vs in addition to a hole mobility
second only to germanium.
InGaSb ternary compounds have been shown to offer the best combined performance for elec-
trons and holes in the same material, and as such, have the potential to the enable the most
simplistic incarnation of III-V CMOS; provided, of course, that is possible to form a gate stack
to both device polarities with sufficient electrical properties. To date, however, there has been
no investigation into the high-k dielectric interface to InGaSb. To this end, this thesis presents
results of the first investigation into the impact of in-situ H2 plasma exposure on the electrical
properties of the p/n-In0.3Ga0.7Sb-Al2O3 interface.
The parameter space was explored systematically in terms of H2 plasma power and exposure
time, and further, the impact of impact of in-situ trimethylaluminium (TMA) pre-cleaning and
annealing in forming gas was assessed. Metal oxide semiconductor capacitors (MOSCAPs)
were fabricated subsequent to H2 plasma processing and Al2O3 deposition, and the correspond-
ing capacitance-voltage and conductance-voltage measurements were analysed both qualita-
tively and quantitatively via the simulation of an equivalent circuit model.
X-Ray photoelectron spectroscopy (XPS) analysis of samples processed as part of the plasma
power series revealed a combination of ex-situ HCl cleaning and in-situ H2 plasma exposure to
completely remove In and Sb sub oxides, with the Ga-O content reduced to Ga-O:InGaSb <0.1.
The optimal process, which included ex-situ HCl surface cleaning, in-situ H2 plasma and TMA
pre-cleaning, and a post gate metal forming gas anneal, was unequivocally demonstrated to yield
a fully unpinnned MOS interface with both n and p-type MOSCAPs explicitly demonstrating a
genuine minority carrier response. Interface state and border trap densities were extracted, with
a minimum Dit of 1.73⇥ 1012 cm 2 eV 1 located at ⇠110 meV below the conduction band
edge and peak border trap densities approximately aligned with the valence and conduction
band edges of 3⇥1019 cm 3 eV 1 and 6.5⇥1019 cm 3 eV 1 respectively.
These results indicate that the optimal gate stack process is indeed applicable to both p and n-
type InGaSb MOSFETs, and therefore, represent a critical advancement towards achieving high
performance III-V CMOS.
ii
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Chapter 1
Introduction
1.1 A Brief History of Si CMOS Scaling
Since the inception of the integrated circuit (IC) in the late 1950’s [1], the number of transis-
tors per IC has approximately doubled every two years: increasing from 1 in 1959 [1], to 2,300
in 1971 (the first microprocessor) [2], to over 10 billion in the present day [3]. This has been
responsible for the exponential increase in computational power over the last 50 years as well
as the accompanying social-economic benefits afforded by the microelectronic revolution. Such
an exponential increase in transistor count was first predicted by Gordon Moore in 1965 based
only on the limited data set of the preceding six years [4]. While at the time this was merely an
empirical observation, the sustained validity of this growth rate, now known as ‘Moore’s law’,
lies in the economics of semiconductor manufacture [5]. Increasing the number of transistors
per IC increases chip functionality, which in turn improves the performance to cost ratio for the
consumer and induces exponential growth of the semiconductor market. This in turn promotes
investment which funds the research required to develop the technology for the next generation,
and the cycle repeats [6]. A critical enabler in perpetuating this cycle has been the progressive
miniaturisation of the individual transistors which comprise modern digital logic circuits: the
metal oxide semiconductor field effect transistor (MOSFET). In 1974, Dennard et al. published
a seminal paper demonstrating how reducing the dimensions of MOSFETs could not only yield
increased transistor densities but simultaneously improve their switching speed and power dis-
sipation provided that certain design rules were followed [7]. The premise of Dennard scaling is
to maintain the internal electric field, E , of long-channel devices by reducing the supply voltage,
VDD, and all device dimensions by the same scaling factor, k . This includes the gate length, Lg,
the gate width,Wg, the source/drain (S/D) junction depths, rj, and the gate oxide thickness, tox,
as illustrated in Fig. 1.1. Adhering strictly to Dennard scaling results in the reduction in the
footprint of a MOSFET by 1/k2 and a reduction in its power dissipation by the same factor. This
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therefore allows for an increase in transistor density by k2, which increases functionality, yet
with no increase in power density per chip area. Furthermore, theCV /I gate delay1 reduces by a
factor of k , meaning that an IC comprising Dennard scaled MOSFETs can operate at increased
speed. In practice, however, there are limitations to scaling in this manner as not all parameters
can be arbitrarily scaled. Implicit in Dennard scaling is that that threshold voltage, Vt, must also
be reduced by the same factor, however, the subthreshold swing (SS) cannot be scaled beyond
the Boltzmann limit and therefore reducingVt increases the off-state current, Ioff [8]. The doping
density is required to be increased by k in order to reduce the depletion widths,WD, by approx-
imately k , however, the doping concentration can only be increased up until a certain point,
beyond which there is significant mobility degradation in the channel due to increased ionised
impurity scattering, and ultimately junction breakdown occurs [9]. The gate oxide thickness
cannot be arbitrarily scaled due to the quantum mechanical tunnelling of carriers through the
oxide which increases the leakage current [9]. Furthermore, defect densities increase in ex-
tremely thin SiO2 films which degrade their electrical properties [9]. Table 1.1 summaries these
limitations and the deviations they impose on ideal Dennard scaling.
n+ n+
Gate
NA(κ)
Lg(1/κ)
t
ox
WD,drain(1/κ)WD,source (1/κ)
VDD(1/κ)
rj (1/κ)
Figure 1.1: Schematic diagram of a metal oxide semiconductor field effect transistor (MOSFET)
illustrating ideal geometric Dennard scaling.
Fig.1.2 shows the actual industry scaling trends from 1971 to 2015 in terms of transistor count,
clock speed and total power dissipation. Up until the early 90’s, scaling proceeded unabated
and the total transistor count per processor increased at a rate close to Moore’s law. This was
achieved via a combination of increasing chip sizes and reducing device dimensions. During
this time, VDD had only been reduced by a factor of ⇠2 due to a reluctance to deviate from
widely accepted industry standards. As a result, power consumption increased yet remained
unproblematic. From the early 1990’s to ⇠2003, the trend of increasing chip size slowed due
to cost constraints and the focus shifted to doubling the transistor density every two years as
opposed to the previous three. Over this period, a precedence was placed on increased perfor-
1A useful metric for determining the switching speed of logic transistors is the inverter delay: the time taken to
propagate a transition through a single inverter driving a second, identical inverter. It has been found empirically
that the delay time calculated fromCgVDD/Ion, whereCg is the gate capacitance, VDD the supply voltage and Ion the
on-current, correlates closely to actual inverter delays. This therefore is an often used metric for logic transistors
and is more commonly written as justCV/I [8].
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Parameter Dennard Scaling Factor Actual Scaling factor Limitation
Lg 1/k - -
tox 1/k >1/k Tunneling, defects
rj 1/k >1/k Resistance
NA k <k Breakdown, µ degradation
Vt 1/k »1/k Off-current
VDD k »1/k Vt
E 1 >1 -
Table 1.1: Summary of the ideal Dennard scaling parameters in comparison to those used in
practice due to the limitations given.
mance in spite of increased power consumption and Lg was scaled faster than other minimum
feature sizes, while VDD continued to be sub-scaled. The result was that operating frequencies
reached > 3 GHz significantly ahead of the trend, however, power consumption increased by a
factor of 50 to > 100 Wcm 2. This was approaching the limit that could be tolerated without
cooling costs becoming prohibitively expensive [5].
Year
1970 1980 1990 2000 2010
1
10
102
103
105
104
106
107
Transistors (thousands)
Clock Speed (MHz)
Power (W)
Traditional Scaling
Technology
 Boosters
Increasing chip size, MOSFET
 density x2 every 3 years
Ideal Dennard Trend
~ constant chip size, MOSFET
 density x2 every 2 years
Figure 1.2: Comparison between ideal Dennard scaling (solid lines) and the actual industry
scaling trends (symbols) between 1971 and 2015, in terms of number of transistors per integrated
circuit (IC), clock speed, and total power dissipation. Data extracted from Ref. [10].
The total power consumption of a MOSFET comprises dynamic power, PD, and static power,
PS, which result from switching and parasitic leakage currents respectively [8]. Historically, PD
has dominated while PS has been negligible [8]. Dynamic power can be calculated from
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PD =CeffV 2DD f (1.1)
where Ceff is the effective total capacitance being switched at frequency f [8]. Clearly it is
desirable to reduceVDD in order to reduce PD, however, doing so increases PS due to the inability
to scale Vt, as discussed above. As such, as Lg has been scaled, PS has played an ever increasing
role. This has been exacerbated by what are known as short channel effects (SCEs): for short
channel lengths, the electric field emanating from the drain encroaches on the source, decreasing
the source-channel barrier and inducing a negative Vt shift. This shift, known as drain induced
barrier lowering (DIBL), further increases the off-state leakage. The dynamic power and static
power industry trends as a function of Lg are shown in Fig. 1.3.
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Figure 1.3: Dynamic and static power dissipation as a function of MOSFET gate length. Data
extracted from Ref. [8].
To circumvent these issues, a variety non-traditional scaling ‘technology boosters’ have had to
be progressively implemented beyond the 130 nm node. At the 90 nm node, compressive and
tensile strained channels were employed to enhance electron and hole mobility (µn/µp) respec-
tively [11]. This mitigated the effect of mobility degradation due to channel doping [11]. At the
45 nm node, the poly-silicon/SiO2 gate stack was replaced by a metal gate and high-k dielec-
tric which removed the poly depletion effect and allowed for a thicker physical oxide thickness
to reduce the tunnelling current [11]. In 2011, the non-planar tri-gate architecture was intro-
duced which reduced the SS from ⇠100 mV/Dec. for planar devices to ⇠70 mV/Dec. [12].
This allowed for a reduction in VDD and Vt while maintaining gate overdrive and off-state per-
formance. Furthermore, this architecture offered superior immunity to SCEs, which reduced
DIBL. In 2014, the 14 nm node was put into production which further refined the 22 nm devices
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by improving the fin sidewall verticality and increasing their height from 34 to 42 nm [13]. The
former improved the electrostatic integrity allowing for shorter gate lengths and the latter, in
combination with reduced fin spacing, increased the on-current per chip surface area [13]. This
technology is expected to survive the 10 nm node, however, at this stage chip power densities
have increased to ⇠200 Wcm 2 and consequently any further scaling mandates the reduction
of VDD. This is not possible without comprising performance if Si is retained as the channel
material.
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1.2 The Advantage of III-V Compound Semiconductors
III-V Compound semiconductors offer superior electron transport properties in comparison to
Si, and therefore their implementation in future n-channel metal oxide semiconductor (NMOS)
devices could allow for the reduction of VDD while simultaneously improving on-state perfor-
mance without incurring further leakage [5, 14]. The advantage that III-Vs offer is often argued
by invoking their excellent bulk electron mobilities [5]; the direct implication of which is that in
a diffusive transport regime, carriers will drift to higher velocities than in Si and therefore yield
increased currents. This is an oversimplification however given the extremely scaled gate lengths
that Si complementary metal oxide semiconductor (CMOS) technology has achieved. Should
III-Vs ever be adopted, they will now do so at gate lengths shorter than that corresponding to the
10 nm node, and as such, will operate in the ballistic/quasi-basllistic regime, not diffusive. When
discussing ballistic transport an important figure of merit is the injection velocity, vinj [5, 15]:
the velocity with which a carrier is injected into the channel. Given that no scattering occurs
in the channel of a ballistic device, it is vinj that limits the maximum carrier velocity. In this
regard, III-V compounds offer a significant advantage over Si: Fig.1.4 compares experimentally
extracted injection velocities as a function of gate length for In(Ga)As high electron mobility
transistors (HEMTs), and Si/strained Si MOSFETs [5, 16]. The values in this figure for the III-
V devices were extracted atVDD = 0.5 V, whereas the data for Si was extracted atVDD = 1-1.3 V.
Despite this discrepancy, vinj for the III-V devices is more than twice that of Si/strained Si at
scaled gate lengths [5, 16].
The maximum velocity of carriers is not the only consideration, however. Current is the product
of the charge density in the channel and the average velocity with which carriers travel [15], and
it has been argued that in the ballistic limit, the low density of states (DOS) exhibited by III-Vs
negates their performance advantage in terms of transport properties [17, 18]. Further, it has
been stated that the narrow band gap of III-Vs will increases leakage currents due to increased
band to band tunneling (BTBT) [19]. Addressing the latter point first: given the sub 10 nm
insertion point, III-V devices will have to embody non-planar architectures which geometrically
confine the channel [5]. Quantisation effects in such a device will serve to effectively widen the
bandgap and therefore reduce the proposed BTBT issues [5]. Moreover, the plethora of lattice
matched III-V compounds allows great flexibility for heterostructure engineering, which can be
utilised for example to fabricate a device with a narrow band gap, high vinj source, and wider
band gap, low-leakage drain [20]. The former argument with regards to on-state performance
fuels an interesting discussion, and recent results have shown the above assertion to not reflect
the reality. Firstly, the effective mass in the channel of III-V devices is significantly higher
than the bulk value, which is a result of strong non-parabolicty of the conduction band coupled
with electron quantisation in confined channels [5]. Consequently, the degradation to on-state
performance due to a low inversion capacitance is not as substantial as proposed [5]. Secondly,
6
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Figure 1.4: Comparison of the electron injection velocity, vinj, as a function of gate length, for
In(Ga)As HEMTs and Si/strained Si MOSFETs. The red highlighted data point corresponds
precisely to the predicted ballistic vinj of an In0.7Ga0.3As HEMT, as calculated by Monte Carlo
simulation, indicating fully ballistic transport. Data extracted from [5, 16].
the above does not consider the extent to which the different material systems can operate at their
ballistic limit [18]. An anomalous degradation in the mobility of Si MOSFETs was observed as
gate lengths were scaled to less than 100 nm, an effect which continued to worsen with further
scaling of Lg [21, 22]. The same effect was observed in GaAs HEMTs which led Shur et al. to
propose the concept of a (non-physical) channel length dependant ballistic mobility2 [23]. This
mobility combines with the bulk value using Matthiessen’s rule [23] and dominates at short gate
lengths [23]. Shur’s model accurately predicted the results observed in III-V HEMTs and found
them to operate close to their ballistic limit [23]. This is a result which has subsequently been
repeated for other III-V HEMTs [19, 24] as well as InGaAs [25] and InAs FETs [26]. Indeed,
the reduction in vinj observed in Fig. 1.4 for the data point highlighted in red of In0.7Ga0.3As
has been shown to correspond closely to fully ballistic transport [19]. Conversely, scaled state
of the art Si MOSFETs appear to operate at only ⇠ 50  60% of their ballistic limit (the ratio
of experimental on-current, Ion, to the theoretical ballistic current) [18, 27] and therefore suffer
greater mobility degradation at short gate lengths compared to III-Vs. Increased electron-phonon
2The notion of a ballistic mobility is somewhat convoluted as the basis of mobility itself is intrinsically related
to scattering: the mobility of a semiconductor arises in a diffusive transport regime - where scattering is present
- and differs from material to material due to differing mean free path lengths between scattering events [9]. The
term mobility therefore loses its physical meaning when used in reference to ballistic transport, where no scattering
occurs. Nonetheless, while not yet having an explicit physical origin, the ballistic mobility of Shur et al. is a useful
way of identifying a disparity in observed transport properties between Si and III-Vs.
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scattering [28] in Si as well as backscattering of carriers at the drain contact [29] have been cited
as potential causes of this degradation, however, for the latter it is not known why this would
be worse in Si than for III-Vs [29, 30]. Further investigation is required to fully elucidate the
discrepancy between the ballistic efficiency of Si and III-Vs, however, it appears that in this
regard, III-Vs hold the advantage. Combining this with the above points suggest that III-Vs
do indeed offer superior on-state performance than Si, even in the ultimately scaled device.
Indeed, in recent years there has been exceptional progress made with III-V MOSFETs and the
performance achieved certainly merits their continued investigation.
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1.3 The Requirements for III-V MOS Integration
For III-V devices to be integrated into future CMOS ICs, there are two fundamental requirements
which must be met: they must significantly outperform Si in order to merit their inclusion -
which will pose disruption to the well established Si CMOS process - and they must do so
while being economical to mass produce. This places stringent requirements on a variety of
technological modules, such as gate stack and self aligned contact technologies. Rapid progress
has been made in recent years in this regard and a comprehensive review of technologies that
pertain to III-V MOSFETs, and indeed state of the art III-V MOSFETs themselves, is given
in Chapter 2. While there are a variety of III-V technologies in terms of channel material,
architecture etc. that could ultimately meet the demands required, whatever the specifics of the
device itself, it must utilise the following:
• A Non-Planar Architecture. III-Vs are more susceptible to SCEs than Si due to their
higher permittivity [5], and the improved electrostatic integrity afforded by non-planar
architectures must be utilised to minimise off-state leakage. This is also important with
regards to on-state performance. The high aspect ratio of 14 nm tri-gate Si technology
means that while III-Vs may well hold the advantage in terms of intrinsic performance,
unless they too exploit the vertical dimension, they will not compete in terms of on-current
per chip area. This can be seen explicitly by comparing the on-state performance of the
world leading III-V device (in terms of Ion) to 14 nm Si technology. The 75 nm gate length
InGaAs FinFET demonstrated by Zota et al. in 2017 exhibits an on-current atVDD = 0.5 V
which is⇠ 215 % higher than Si atVDD = 0.8 V, when Ion is normalised by gated perimeter.
If Ion is re-normalised by fin pitch, however, which corresponds to the chip surface area
used, the high aspect ratio Si devices retain the advantage, as shown in Fig. 1.5.
• Si CMOS Compatible Process Modules. Vast sums of money have been invested in
Si CMOS foundries and it is therefore critical that III-V devices can be fabricated with
minimum disruption to this environment; their fabrication must be compatible with the
existing toolset. This places a variety of limitations on III-V processing, all of which
are discussed in the following chapter, however, one such limitation is that non-planar
devices must be fabricated using a ‘top-down’ approach. Non-planar III-V devices exist
in two flavours: grown ‘bottom-up’ and etched ‘top-down’. Bottom-up processes either
require non-CMOS compatible catalysts and or utilise processes which induce significant
complexity and therefore cost. Conversely, dry etch is commonly used in Si CMOS and
a top-down dry etched III-V device could readily be incorporated into a CMOS process.
This is non-trivial, however, as III-Vs are highly susceptible to dry etch damage and the
anisotropic etching of In-containing compounds is notoriously difficult.
Should a III-V NMOS device meet the above requirements, it may still not guarantee its imple-
9
CHAPTER 1. Introduction
mentation. Perhaps the greatest bottleneck to III-V metal oxide semiconductor (MOS) technol-
ogy is the lack of equivalent performance for p-type devices. If this were to remain the case,
III-V NMOS devices would have to be co-integrated with a different material system (likely
Ge which, conversely, exhibits excellent p-channel metal oxide semiconductor (PMOS) perfor-
mance but not NMOS) onto a common substrate. This could prove prohibitive to the economic
viability, as co-integrating different material systems and concurrently fabricating complemen-
tary devices, where each device polarity requires different processing chemistries and has a
different thermal budget, incurs great fabrication complexity and therefore cost. A far more de-
sirable solution would be the implementation of p and n-type devices fabricated from the same
material system, and more desirable still, the same material.
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1.4 Thesis Outline
This thesis presents two novel III-V compound semiconductor technologies which pertain to the
key challenges addressed in the previous section:
• A Top-Down, High Aspect Ratio, Junctionless InGaAs FinFET. The junctionless ar-
chitecture was first demonstrated in 2010 and has since gained significant traction as it
circumvents prohibitively expensive fabrication complexities which arise when scaling
gate lengths beyond the current state of the art [32]. The architecture utilises a uniform
doping profile throughout the source, drain, and channel regions of the device, and conse-
quently, it offers an even greater simplification to the fabrication of scaled III-V devices
than it does Si: removing the need to form highly doped, self-aligned S/D regions by com-
plex re-growth processes [33]. Given the extremely scaled insertion point that III-Vs are
facing, in addition to the critical requirement of cost-effective fabrication, the junctionless
architecture is a promising candidate for future technology nodes. InGaAs was chosen as
the material to investigate this architecture given its excellent electron transport properties
and relatively mature gate stack and contact technology.
• In-situ H2 Plasma Cleaning of the InGaSb-Al2O3 Interface. Antimony based com-
pound semiconductors are unique among III-V compounds and exhibit excellent transport
properties for both electrons and holes: InSb exhibits the highest µn of any semiconduc-
tor [5], while the µp of GaSb is second only to Ge [5]. Of course, given the discussion
in Section 1.2, bulk mobility (µ) does not fundamentally determine the performance at
scaled gate lengths, however, vinj is, to the first order, proportional to
pµ [34], and there-
fore µ serves as valid basis for investigation. InGaSb ternary compounds exhibit the
optimal transport properties for electrons and holes in the same material, and could offer
a solution for III-V CMOS devices with a common channel material [35]. To date, how-
ever, there has been no investigation into the electrical properties of the high-k-InGaSb
interface. As such, this thesis presents the first investigation into the impact of in-situ H2
plasma cleaning on the electrical properties of the InGaSb-Al2O3 interface.
While the work undertaken coherently pertains to III-V CMOS, the specifics of the results chap-
ters are somewhat diverse. Accordingly, they have been written such that they are entirely self
contained, each including an in depth discussion of the motivation behind their investigation,
as well as a specific review of the corresponding literature, discussion of the relevant theory,
and conclusion on the importance of their findings. Chapter 2 provides a more general review
of the field as a whole, with the specific requirements of III-V technologies elaborated on, and
state of the art devices compared to Si. Chapter 3 discusses the various fabrication techniques
used in this work, with emphasis placed on the techniques that proved the most challenging for
device realisation. Chapters 4 and 5 are the results chapters which are structured as discussed
11
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above. Finally, Chapter 6 concludes on all of the work presented, re-iterating the key findings
and discussing the ramifications.
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Chapter 2
III-V Compounds for Digital Logic: A
Review
2.1 Overview
Historically, the biggest impediment to the progression of III-V MOSFET technology has been
the unsuitability of any III-V’s native oxide for use as a gate dielectric []. In stark contrast, the
real assets of Si technology are the stability and excellent electrical properties of the Si-SiO2
interface []. Achieving a suitable dielectric interface to a III-V compound is not the only chal-
lenge, however, and the difficulties faced are exacerbated by the advance state of Si CMOS. As
gate lengths are scaled, for example, the S/D contact resistance becomes comparable to the chan-
nel resistance, and this places an increasing precedence on minimising contact resistivity with
each successive technology generation. Achieving low contact resistances to III-V compounds,
while utilising Si compatible process modules, is non-trivial, however. Other challenges include:
forming non-planar device channels, also utilising Si CMOS compatible processes, and mono-
lithically integrating III-V devices onto Si substrates, both of which must be achieved without
damaging the III-V compound and consequently degrading its intrinsic performance advantage.
A global research effort has been required to overcome the above issues, as well as others, in
order for III-V MOSFETs to compete with state of the art Si devices. This chapter provides a
detailed review of the progress made in III-V MOSFET technology, including a discussion of:
the various surface cleaning and deposition techniques that have facilitated unpinned, high-k
gate stacks to III-Vs; the rationale for the choice of III-V channel material and an overview of
the various device architectures demonstrated thus far; the progression from optically aligned
Au based contacts utilised in III-V HEMTs to self aligned, Au-free, low resistance contacts for
logic devices; methods of monolithic integration of III-V materials onto Si substrates; and a
summary of world leading device performance. The discussion is focussed on n-type technolo-
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gies and device performance given that this is almost exclusively where significant progress has
been made. The chapter concludes with a discussion of the need for a high performance III-V
p-type MOSFET and provides an overview of the current state of the art.
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2.2 Gate Stack Technology
2.2.1 Unpinning the III-V-Dielectric Interface
It is critical that the oxide of a MOSFET forms an interface to the semiconductor through which
the electrostatic potential in the semiconductor can be freely modulated by an applied gate bias;
this is referred to as an ‘unpinned’ interface. There is no III-V compound, however, whose
interface to its native oxide is unpinned. Consequently, to realise a III-V MOSFET, said III-Vs
defective, native oxide must be prevented from forming, or removed after it has formed, and
an alternative oxide subsequently deposited. The first demonstration of an unpinned dielectric
interface to a III-V compound was reported in 1995: Passlack et al. utilised in-situ molecular
beam epitaxy (MBE) to grow Ga2O3 on GaAs which was shown to yield an interface that is
thermodynamically stable [1, 2], has an extremely low mid gap Dit of⇠ 3⇥1010 cm 2 eV 1 [1,
3], and one which explicitly demonstrates a genuine inversion response for both p and n-type
capacitors [2]. This was a significant breakthrough in III-V MOS technology and led to the first
demonstration of a III-V MOSFET [4, 5].
In 2003, a further major advance was made when Ye et al. demonstrated a GaAs MOSFET
which employed an Al2O3 gate oxide grown by atomic layer deposition (ALD) [6]. Utilising
ALD to form the gate oxide is preferable to in-situ MBE growth as it is a more robust and
scalable process, and one which is, and was at the time, commonly used throughout the Si in-
dustry [7]. This first demonstration exhibited surprisingly promising results given that the GaAs
surface had been exposed to air. It was subsequently discovered that one of the precursors for
Al2O3, Trimethylaluminium (TMA), etches the native oxides on the GaAs surface and passivates
it such that they do not reform during subsequent ALD oxidation cycles; an effect deemed ‘self
cleaning’[6, 8, 9]. Given the success of these results, the ALD of high-k dielectrics on other
III-Vs, including InGaAs [10, 11], InAs [12] and InP [13], quickly followed, and, as it tran-
spired, produced yet superior results in terms of electrical performance (lower Dit, greater Fermi
level movement [13, 14]) in comparison to the high-k-GaAs interface. density functional theory
(DFT) subsequently elucidated the origin of this improvement. It was shown that on GaAs-
Al2O3/HfO2 interfaces, interface traps appear predominantly as a result of the As-As dimer and
result in high Dit located around mid gap, causing Fermi level pinning [15, 16]. DFT shows
that in In containing compounds, the trap states due to group V dimers and group-III dangling
bonds are located in energy well within the conduction band, reducing their impact on electrical
performance [15].
The addition of pre-ALD surface cleaning processes, such as those using ex-situ (NH2)4S [17],
and in-situ H2 and N2 plasma [18], as well as post-ALD processing, such as annealing in form-
ing gas [19], offered further improvements to the electrical properties of high-k interfaces to
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In containing III-V compounds. Additionally, multi-layer stacks, such as the Al2O3/HfO2 bi-
layer [20], for example, were employed to exploit the advantageous interface properties of
certain dielectrics (Al2O3 in this instance) while taking advantage of higher permittivity di-
electrics away from the interface to reduce the total equivalent oxide thickness (EOT) of the
stack. As a result, fully unpinned interfaces have been demonstrated where a genuine minority
carrier response is observed for both p and n-type MOS capacitors, with mid gap Dit as low as
⇠ 3⇥1011 cm 2eV 1 [20, 21] at EOTs as low as ⇠1 nm [21].
2.2.2 Reliability
With the progress discussed above, the high-k-III-V interface no longer impedes the realisa-
tion of individual n-type III-V MOSFETs which outperform Si at equivalent gate lengths (sum-
marised in Section 2.6). A more pressing issue is achieving III-V gate stacks with sufficient
reliability that mass production is feasible [22]. A feature commonly observed in capacitance-
voltage (CV) measurements of III-V metal oxide semiconductor capacitors (MOSCAPs) is sub-
stantial frequency dispersion in accumulation. The accepted explanation for this is the tun-
nelling of carriers from the semiconductor into border traps located throughout the depth of
the oxide [23, 24]. This is prevalent in III-Vs as their conduction and valence band edges are
aligned in energy with regions of particularly high densities of border traps in both Al2O3 and
HfO2 [25]. It has recently been shown that there is a correlation between carriers tunnelling into
border traps in the oxide and bias temperature instability (BTI) [26], and it suggested that, as a
result of this unfavourable energetic alignment, it is the reliability of III-V gate stacks that now
poses the greatest impediment to the mass production of III-V MOSFETs [27].
In 2016, data from Imec was published which showed that the interaction between carriers
in the semiconductor and border traps in the oxide could be reduced by the insertion of an
(undisclosed) interfacial dipole layer (IL) which aligns the conduction band of InGaAs with a
lower density of border traps in the oxide [28]. This work was furthered in 2017 and it was
shown that a gate stack comprising the IL/LaSiOx/HfO2 could be realised which had an EOT
of 1.15 nm, mid gap Dit of ⇠ 3⇥ 1011 cm 2eV 1, and sufficient reliability as to exceed the
international technology roadmap for semiconductors (ITRS) requirement of 10 years operation
with DVfb < 30 mV [21]. This represents a true breakthrough in III-V MOS technology and
demonstrates that it is now sufficiently mature for mass production.
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2.3 Channel Material and Device Architecture
2.3.1 Channel Material
As discussed in Sections 1.2 and 1.4, bulk electron mobility is a logical starting point from
which to base the choice of channel material (in the case of NMOS devices). Of III-V com-
pounds, arsenides and antimonides have the highest bulk electron mobilities [29]. Antimonide
MOS technology, however, is extremely immature due to challenges with material growth and
device fabrication which are a consequence of the highly reactive nature of antimony containing
compounds [30]. Indeed, as mentioned in Section 1.4, this is an area which is investigated in
this work and the reader is referred to Chapter 5 for more details regarding the progression of
III-V antimonide MOS technology. In contrast, arsenides are the most technologically mature
III-V compounds, with extensive research having been conducted into gate stack formation and
contact technology. Of the III-V arsenides, InxGa1 xAs and InAs are of the most interest. Of the
two, InAs has the highest electron mobility (µn = 44,000 cm2/Vs [31]), however, the bandgap
energy must also be considered in order to compromise between high on-state performance and
low leakage off-state performance. The bandgap energy of InAs of 354 meV [31] is problematic
in terms of meeting the ITRS targets for off-state performance [32]. The bandgap of InxGa1 xAs
increases with increasing GaAs mole fraction, however, the corresponding electron mobility de-
creases [33], as summarised in Table 2.1. Accordingly, there is a trade-off to be made when
selecting a III-V channel material in order to yield a device which significantly outperforms Si
in the on-state, and consequently facilitates the reduction inVDD, while simultaneously retaining
a sufficiently low leakage current such that the power consumption benefit gained by a reduced
VDD is not negated by an increased static power dissipation.
Material In0.3Ga0.7As In0.53Ga0.47As In0.7Ga0.3 InAs InSb
µn (cm2/Vs) ⇠7,600 12,000 ⇠20,000 44,000 78,000
Eg (meV) ⇠1,000 740 ⇠590 354 170
Table 2.1: Room temperature bulk electron mobility and bandgap energies for InGaAs [33],
InAs [31] and InSb [34].
InxGa1 x with 53 % InAs mole fraction has been extensively investigated as it provides a de-
sirable trade-off in this regard, and furthermore, it is lattice matched to InP, which is readily
available in wafer diameters up to 3"; making it ideal for process development and bench-
marking [29]. Other InAs mole fractions, and indeed InAs, have also been researched and
can be grown pseudomorphically on either InP or GaAs substrates depending on the composi-
tion [29]. Additionally, devices have been demonstrated which utilise In(Ga)As channels with
wider bandgap materials incorporated in the drain in order to exploit the advantageous transport
properties of narrower band gap materials while reducing the leakage current due to tunnelling
21
CHAPTER 2. III-V Compounds for Digital Logic: A Review
mechanisms at the drain [32, 35, 36].
2.3.2 Architecture
A variety of different III-V MOSFET architectures have been demonstrated, including planar-
quantum well [37] devices, lateral FinFETs [38], and lateral and vertical gate all around (GAA)
nanowires [36, 39]. The primary considerations of the architecture of a III-V MOSFET for logic
applications are twofold: it is required to provide low access resistance to the channel, and it is
required to provide sufficient electrostatic control of the channel such that devices can be scaled
to the ultra short gate lengths exhibited by Si CMOS.
Access Resistance
In order to provide low access resistance to the channel, a high doping concentration is required
in the S/D regions to facilitate low resistance, tunnelling ohmic contacts [40]. In Si devices, this
is achieved by selectively doping the S/D regions using ion implantation, however, this method
is not suitable for III-V MOSFETs as it yields comparatively low maximum doping densities
due to poor activation efficiency, can result in a loss of stoichiometry due to preferential group
V evaporation, and can cause amorphization due to sputtering damage which cannot be recov-
ered by high temperature annealing [41]. The two most commonly adopted architectures for
III-V MOSFETs which achieve highly doped S/D regions without the need for ion implanta-
tion are: the re-grown S/D arhicture [41], and the recessed gate architecture [29]. These two
schemes are depicted in Fig. 2.1. Re-grown S/D architectures utilise metal organic chemical
vapour deposition (MOCVD) to selectively grow highly doped S/D regions during the device
fabrication process, subsequent to the initial epitaxial growth of the channel material and buffer
layers. Conversely, recessed gate architectures include a highly doped cap layer during epitaxial
growth, which is subsequently selectively etched in the gate region of the device to reveal the
channel material. Both of these strategies have proved successful in fabricating state of the art
devices [38, 42], with their main drawbacks being additional complexity, and therefore cost, to
that of the standard Si CMOS process. This is another area which results presented in this thesis
address, and the reader is referred to Chapter 4, which presents the fabrication, measurement
and analysis of a novel architecture - the junctionless FinFET - which circumvents the require-
ment to form doping concentration gradients between the S/D and channel regions, and offers
an architecture which is inherently scalable with a greatly simplified fabrication process.
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(c)
Substrate, Buffer and Channel Layers
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Substrate, Buffer and Channel LayersSubstrate, Buffer and Channel Layers
Mask
Gate Recess Etch MOCVD Re-growth
Figure 2.1: Comparison between (a) recessed gate and (b) re-grown source/drain process flows,
both of which yield highly doped, raised source/drain regions as depicted in (c).
Electrostatic Integrity
With regards to electrostatic integrity, it is pivotal that the device architecture provides sufficient
control of the channel to mitigate SCEs, however, it is equally important that in doing so, the
architecture does not degrade the carrier transport such that the advantage in comparison to Si
is lost. Early endeavours into III-V MOSFETs found that at high electric fields, devices with
surface channels - where the gate oxide is formed directly on the channel material - exhibited
lower experimental mobilities than Si [29]. This was a consequence of increased scattering in
the channel resulting from its close proximity to the gate stack [29]. Buried channel devices
circumvent this issue by including a wide bandgap buffer which spatially separates the channel
from the gate [29]. This architecture is problematic for scaling, however, as the oxide capaci-
tance is limited by the inclusion of the widebandgap buffer. Both architectures are depicted in
Fig. 2.2. As III-V MOS technology has progressed, the surface roughness at the III-V-high-k
interface has reduced, and consequently, employing a surface channel architecture is no longer
problematic: experimental mobilities as high as 3,500 cm2/Vs have been demonstrated in surface
channel devices [21] and indeed the world leading III-VMOSFET utilises a surface channel [38]
(discussed further in Section 2.6).
(a) (b)
Substrate and Buffer Layers
High Mobility Channel
Large Bandgap Barrier
Substrate and Buffer Layers
High Mobility Channel
n++ S/D n++ S/D n++ S/D n++ S/DHigh-k High-k
Figure 2.2: Comparison between (a) surface channel and (b) buried channel III-V mosfet archi-
tectures.
The electrostatic integrity of a planar surface channel device is no longer sufficient to compete
with Si CMOS, however. Non-planar architectures are required to sufficiently suppress SCEs
and have been implemented in Si CMOS since the 22 nm node [43, 44]. Doing so in a III-
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V device, using a Si CMOS compatible top-down process, is non trivial, however: III-Vs are
more susceptible to dry etch damage which cannot be subsequently recovered by annealing [7,
29]. Furthermore, it has been shown that sidewall verticality is important in order to suppress
leakage currents in FinFETs [45], and achieving a low damage vertical etch process with In-
containing compounds is notoriously difficult [46]. Chapter 4.5 provides a more in depth review
of low damage, anisotropic etching of In-containing III-Vs. A critical enabling technology in
achieving high performance, non-planar III-V MOSFETs is what is known as digital etch(ing)
(DE) [47]. DE comprises alternating cycles of oxidation of the semiconductor surface followed
by the subsequent selective etching of the (self limited) oxide formed. In this way, damaged
layers of semiconductor can be controllably removed.
Fig. 2.3 summarises the various non-planar architectures demonstrated thus far. Architectures
where the gate wraps entirely around the channel (b,c), known as GAA, offer improved immu-
nity to SCEs in comparison to FinFETs, where the channel is only gated on three of it’s four
sides. GAA devices have been demonstrated in both lateral (b) and vertical orientations (c);
vertical devices offer a unique advantage in that they decouple the gate length from the device
footprint and therefore allow for increased density scaling.
(a) (b) (c)
Metal
High-k
Channel
Metal
High-k
Channel Metal
High-k
Channel
Figure 2.3: Illustration of (a) FinFET, (b) lateral gate all around and (c) vertical gate all around
nanowire architectures.
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2.4 Contact Technology
The contacts to scaled III-V MOSFETs must be self-aligned, as is the case for Si CMOS de-
vices [48], in order to minimise the gate-contact distance and therefore minimise the access
resistance to the channel as well as the footprint of the device. Further, in order to adhere to
Si compatible processing, contacts must be Au free: Au readily diffuses and induces deep trap
levels in the Si bandgap and therefore is banned from Si CMOS processes [41]. Moreover, spe-
cific contact resistances of 0.5 Wµm2 must be achieved while adhering to the above constraints
in order to meet the requirements for their insertion beyond the 10 nm node [49].
In stark contrast to the above requirements, historically, III-V HEMTs have relied upon optically
aligned, non-scaled (on the order of micrometeres), annealed Ni-Au-Ge contacts to provide low
contact resistances [50]. This contact scheme degenerately dopes the semiconductor locally
with Ge to yield a narrow Schottky barrier (SB) which carriers can tunnel through [50]. This
is required for contacts to GaAs as surface states pin the Fermi level resulting in a large SB
height irrespective of the metal work function [51], known as the Bardeen limit [52]. Narrower
band gap In-containing III-Vs offer an advantage in comparison to GaAs due to the alignment
of surface states at the metal-semiconductor interface: this causes the Fermi level to pin near the
conduction band of InAs, which results in a low SB height for n-type contacts [53].
Au-free self aligned silicde like contact schemes have been demonstrated on InGaAs based
on Ni [54], Co [55] and Pd [56], however the most promising contact technology is with
non-alloyed refractory metals [49]. Refractory metals are desirable as they are highly ther-
mally stable and can be easily dry etched allowing for simple integration into a device process
flow [49].
Large scale in-situ sputtered Mo contacts have been demonstrated to yield rc as lows as 0.5
±0.3Wµm2 to InAs [57] and 1.3±0.5Wµm2 to InGaAs [57] doped to the mid 1019 cm 3, which
is the range required for scaled device integration and comparable with the best contacts to Si [7].
More recently, an ex-situ variant of this contact scheme to 1⇥1019 cm 3 doped In0.53Ga0.47As
was analysed using a nano transmission line method (TLM) structure, which utilise TLM gap
spaces on the order of tens of nanometre’s, and found to yield rc=0.69 ±0.3 Wµm2 [49]. Fur-
thermore it was subsequently integrated into self aligned InGaAs FinFET process which yielded
state of the art performance [58].
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2.5 III-V on Si
Given the high cost of III-V materials, it does not make economical sense to employ them for
mechanical use as the substrate. For the cost effective mass production of III-V devices, it will
be required to selectively form III-V regions on a Si substrate. This is problematic however
given the difference in lattice constant and thermal expansion coefficient between III-Vs and
Si, in addition to the fact that III-Vs are polar materials whereas Si is non-polar [59]. When
films grown on a lattice mismatched substrate grow past their pseudomorphic critical thickness,
the overgrown material relaxes with misfit dislocations forming at the interface and threading
dislocations propagating through the overgrown layer [59]. In the case of III-V arsenides and
phosphides, threading dislocations are orientated along the {111} plane and propagate at an
angle of 60  [59]. Threading dislocations act as recombination and scattering centres which
degrade carrier transport [59]. One method to minimise threading dislocation densities (TDD)
is to employ a thick, compositionally graded buffer to bridge the gap in lattice constant between
the substrate and the device layer [59]. The maximum thickness of a buffer layer is limited how-
ever by the mismatch in thermal expansion coefficients, as cracks can form upon temperature
changes, such as when the wafer cools post growth [59]. Another complication is the formation
of anti-phase domains (APD), which is inherent to polar on no-polar growth [59]. In reality, the
(001) Si substrate surface is not perfectly flat but rather comprises monoatomic steps. When III-
Vs are grown on a surface with monolayer (or an odd number of) steps, anti-phase boundaries
(APB) are formed where the two III-V domains are separated by a plane of similar bonds: either
III-III or V-V [59]. This does not happen with double layer (or an even number of) steps. APBs
are electrically charged defects which degrade the mobility of III-Vs [59]. It was discovered that
growing on off cut Si surfaces with a 4-6  tilt towards the [110] resulted in the single atomic
steps reorganising into energetically more stable double atomic steps under high temperature
annealing conditions [59]. APBs can be minimised in this manner however the use of an off cut
substrate is undesirable for Si CMOS compatible mass production, where the standard is (001)
orientated Si substrates which are exactly orientated within a tolerance of ± 0.5  [60].
A more favourable solution to forming low defect density III-V regions on Si substrates is the use
of aspect ratio trapping (ART). ART grows the III-V layer within a high aspect ratio trench, as
shown in Fig. 2.4, which ‘traps’ threading dislocations propagating orthogonally to the direction
of the trench in the sidewall, preventing them from reaching the III-V surface [61]. This can
be done on the nanometer scale meaning that shallow trench depths can be used, negating any
cracking issues due to thermal expansion. Furthermore, ART can utilise (001) substrates: prior
to III-V growth, the Si substrate at the base of the trench can be wet etched to from a (111)
v-grooved surface localised to the trench only, leaving a (001) Si surface elsewhere on the wafer
for the fabrication of alternative devices if desired [59].
26
CHAPTER 2. III-V Compounds for Digital Logic: A Review
A direct extension of the ART technique is confined epitaxial lateral overgrowth (CELO) [62].
While ART only geometrically filters defects which are in the direction of the high aspect ra-
tio, CELO filters defects in 2 dimensions. This is achieved by growing the III-V layer initially
within a confined seed region and subsequently overgrowing into a cavity, which is formed by
selectively etching a sacrificial layer. The change in growth direction from vertical in the seed
region to lateral in the cavity further aids defect filtering [62]. This process is shown in Fig. 2.5.
transmission electron microscope (TEM) inspection of InP grown on Si using this method re-
vealed a perfectly crystalline structure with 8% mismatch to the Si substrate, corresponding to
fully relaxed InP [62].
(a) (b) (c)
Si Substrate
SiO2
Growth Trench Gemoetrically filtered
Not filtered
Figure 2.4: Illustration of the aspect ratio trapping (ART) technique. (a,b) show cross sectional
and plan view schematics of the Si substrate and high aspect ratio trench prior to growth. (c)
illustrates how threading dislocations are geometrically filtered, post III-V growth, with the view
shown sliced along the dotted line in (b).
(a) (b) (c)
Si Substrate
SiO2
Growth Cavity
Growth Seed
Growth Cavity Outline
Gemoetrically
 filtered
Figure 2.5: Illustration of the confined epitaxial lateral overgrowth (CELO) technique. (a,b)
show cross sectional and plan view schematics of the Si substrate, seed region, and confined
cavity. (c) illustrates how threading dislocations are geometrically filtered in 2 dimensions, post
III-V growth, with the view shown sliced along the dotted line in (b).
A solution to yield III-V on insulator (XOI) has been demonstrated using direct wafer bonding
(DWB) [59]. DWB bonds a III-V wafer to a Si substrate which includes a buried oxide layer
(BOX) by bringing the two, cleaned, surfaces into intimate contact and annealing [59]. Sub-
sequently the back of the III-V substrate can either be etched [63] or split [64] from the III-V
device layers; yielding a III-V on insulator on Si structure as shown in Fig. 2.6. Using the
splitting technique is advantageous as the III-V substrate can be recycled for repeating the pro-
cess [64]. Growing the III-V layer on a III-V substrate limits the wafer size that can be bonded
however. A solution to this is to utilise the techniques discussed above to grow the III-V layer
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on a Si donor wafer, which can then be used to transfer the III-V layer to an silicon on insulator
(SOI) wafer [59].
III-V Substrate
Si Substrate
III-V Device Layers
BOX
III-V Substrate
III-V Device Layers
Si Substrate
BOX
Si Substrate
BOX
III-V Device Layers
Sacrifical Layer
Sacrifical Layer
(a) (b) (c)
Figure 2.6: Illustration of the direct wafer bonding process (DWB). (a) shows the III-V and
Si substrates with the device layers and BOX grown, prior to being brought into contact. (b)
depicts the total layer structure subsequent to the bonding process. The III-V substrate can then
be removed by etching or splitting from the device layers to yield the layer structure shown in
(c).
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2.6 State of the Art III-V NMOS
Figures 2.7 and 2.8 summarise the current state of the art III-V NMOS devices and compares
them to Si NMOS in terms of Ion and Q: Q is equal to gm/SS and simultaneously conveys the
electrostatic control and transport properties of a device [65]. For all III-V data points shown,
Ion is measured at Vg = 0.5 V from Ioff, where Ioff = 100 nA/cm2 and Vd = 0.5 V. The values
for Si devices have been scaled to VDD = 0.5 V as per References [7, 38]. Both planar and non-
planar devices are shown, including those in ‘bottom-up’ and ‘top-down’ flavours, in addition to
devices on both III-V and Si substrates. For non-planar devices, all currents are normalised by
the gated perimeter. Selected key devices are highlighted and elaborated on below.
Rapid progress has been made it recent years and, as facilitated by the advancements in the tech-
nology modules discussed in the previous Sections, there are now multiple III-V devices which
significantly outperform Si at equivalent gate lengths. The first III-V MOSFET to do so was
demonstrated by Radosavljecvic et al. [37] in 2009. This device utilises a buried In0.7Ga0.3As
channel in a planar quantum well, recessed gate architecture and had a 75 nm gate length. The
structure was grown on an off cut Si substrate utilising a thick, compositionally graded buffer.
The performance of this device in terms of Ion in fact remains the highest reported of any III-V
MOSFET on Si, however it’s very-large-scale integration (VLSI) potential is limited given the
buried channel architecture and method of Si integration posing problems in terms of scaling
and CMOS compatibility respectively, as discussed in Sections 2.3.2 and 2.5.
The first fully VLSI compatible, scalable device, fabricated on 300 mm Si (001) substrates
with well behaved transistor characteristics was demonstrated by Waldron et al. in 2014 [61].
The devices utilised the ART technique to grow individual, 55 nm wide InGaAs Fins on top
of an InP buffer and achieved Ion, gm,sat and SSsat values of 29.7 µA/µm, 558 µS/µm and 190
mV/Dec. respectively. The process was further refined to remove the InP beneath fin, creating a
lateral GAA nanowire [66]. Subsequent improvements to the gate stack process via DE, sulfur
passivation and the insertion of an undisclosed interfacial layer yielded a minimum mid gap
Dit as low as 9⇥ 1011 cm 2eV 1 [39]. The optimised GAA device exhibited Ion, gm,sat and
SSsat values of 175 µA/µm, 2190 µS/µm and 90mV/Dec. respectively. The Improved off-state
performance in comparison to the equivalent FinFET was attributed to the improved electrostatic
control afforded by the GAA architecture and the lower Dit gate stack. The improved on-state
performance was attributed to the removal of Mg in the channel, which was previously required
to p-dope the InP buffer in order to reduce leakage, and unintentionally diffused into the InGaAs
layer [39].
Sun et al. [73] demonstrated an InGaAs FinFET on Si in 2017, also using the ART technqiue,
with record performance in terms of Ion at scaled gate lengths for a VLSI compatible device.
The parasitic bi-polar effect (PBE) is particularly problematic in scaled III-V devices due to
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Figure 2.7: Summary of the state of the art III-V NMOS in terms of Ion compared to Si. The
values for Si were scaled to VDD = 0.5 V as per References [7, 38]. The data for III-V devices
is from the following References: [35–39, 42, 47, 61, 62, 66–78]. The data points which are
discussed in the text are highlighted.
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their narrow bandgaps [87]. This issue is further exacerbated by the fact the PBE increases
with architectures that are required at scaled gate lengths in order to retain electrostatic integrity,
such as XOI and GAA devices [87]. Consequently, demonstrating scaled III-V devices on Si can
be problematic. By optimising their ART process, Sun et al improved the quality of their InP
buffer, allowing for a more efficient conduction path for holes generated by BTBT, and limiting
parasitic bi-polar action. This facilitated 32 nm gate length devices with Ion, gm,sat and SSsat
values of 250 µA/µm, 971 µS/µm and ⇠ 93 mV/Dec. respectively.
Unsurprisingly, the best performing III-V MOSFET demonstrated thus far was fabricated on a
III-V substrate: despite the advances made in III-V on Si technology, it is inevitable that the
defect density will be higher in III-Vs on Si compared to those grown on native substrates. In
2017, Zota et al. demonstrated an In0.85Ga0.15As FinFET with the highest Ion of any MOSFET
demonstrated thus far [38]. The fin was formed by selective area growth using MOCVD on
an InP substrate. The contact scheme used InGaAs regrowth, also by MOCVD. The gate stack
process employed DE, sulufur passivation and utilised a bi-layer of Al2O3 and HfO2 which
yielded an EOT of ⇠ 1 nm. The device exhibited of Ion, gm,sat and SSsat values of 650 µA/µm,
3 mS/cm2 and ⇠ 67 mV/Dec. respectively which correspond to the highest Ion and Q (45) of
any MOSFET.
The first top-down III-V nanowire was demonstrated by Zhao et al. in 2013 [47]. The current
world leading top-down device was demonstrated by Ramesh et al. in 2017 [81] which was the
first to utilise arrays for etched wires as oppose to single wire devices and exhibited excellent
SS performance (SSsat=80mV/Dec.) and a competitive gm,sat of 500 µS/µm.
Bottom-up vertical III-V devices are more mature, and high performance has been demonstrated
since 2008 [82]. A particular current bottom-up vertical device of note was demonstrated by
Kilipi et al in 2017 [36]. It was grown on a Si substrate, and utilises an InAs channel with
an InGaAs drain to minimise off-state leakage. In doing so it achieves a particularly large Ion
of 330 µA/µm given it’s comparatively long gate length of 130 nm. This is facilitated by a
large gm,sat (1.4 µS/µm) coupled with impressive off-state performance (SSsat=85 mV/Dec.,
Q=16).
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2.7 III-V PMOS
From a CMOS circuit design point of view, it is favourable to have complementary devices
which exhibit comparable on-state performance. PMOS devices however are generally worse
than NMOS due to a lower mobility of holes in comparison to electrons. For Si devices, this
yields a disparity in Ion between PMOS and NMOS of ⇠3⇥, which circuit designers have been
able to facilitate. For future CMOS technologies, it would be undesirable for this gap in per-
formance to widen any further. This poses a problem for an all III-V CMOS technology as
bulk holes mobilities are orders of magnitude lower than bulk electron mobilities for the ma-
jority of III-V materials; particularly those which are technologically mature. Currently, the
most mature, high mobility material suitable for PMOS devices is Ge, however co-integrating
different materials systems incurs great fabrication complexity and therefore cost. Antimonides
have recently emerged as promising candidates for III-V PMOS devices owing to their excellent
bulk hole transport properties however, as previously mentioned, this is an extremely immature
material system with regards to MOSFET technology, with comparatively little published on
gate stack or contact optimisation. Antimonide devices have been demonstrated however most
employ long channels, have been measured at differing supply voltages, and only report certain
noteworthy metrics; making benchmarking their performance in the same manner as in the pre-
vious Chapter difficult. Rather, the following highlights some key devices and certain enabling
technologies which have demonstrated promising results.
In 2008, Radosaljevic et al. demonstrated a quantum well FET which utilised a biaxial com-
pressively strained (1-2 %) InSb channel with gate lengths as scaled as 40 nm [88]. While this
device was described as a FET, it was in fact HEMT-like in that the channel was gated through
an AlInSb wide bandgap buffer as opposed to a dielectric. Nonetheless, it’s impressive perfor-
mance in terms of gm,sat (510 µS/µm), owing to an experimental effective hole velocity which
was extracted as>2⇥ that of Si, was the first device that highlighted the potential for antimonide
PMOS devices for logic applications.
In 2010, Nainani et al. demonstrated the first genuine antimonide MOSFET [89]. The device
utilised a biaxial compressively strained InGaSb channel (0.7%-1.7%) with a 5 µm gate length.
Both surface channel and buried channel devices were demonstrated. A 10 nm thick Al2O3 layer
was used as the gate dielectric which was deposited using ALD subsequent to cleaning the anti-
monide surface in HCl. This process, in addition to a post gate metal forming gas anneal (FGA),
was shown to yield a mid gap Dit as low as 3⇥ 1011cm 2eV 1 on GaSb [89]. The resulting
MOSFETs exhibited a minimum SS of 120 mV/Dec., gm,sat of 140 µS/µm and exhibited a peak
hole mobility of 910 cm2/Vs: offering a 400 % peak improvement over that demonstrated by
Ge [89].
In 2012, the first antimonide PMOSFET on Si was demonstrated by Takei et al. [90]. The
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devices were formed on Si substrates using a processes known as epitaxial layer transfer (ELT),
which is a slight variant of the DWB technique discussed previously. An InGaSb channel was
employed with an InAs cap through which the devices were gated. Both bottom gated - through
the BOX - and top gated devices were demonstrated. The top gate devices utilised ZrO2 as
the gate dielectric which was deposited by ALD. The best performing devices exhibited an
minimum SS of 130 mV/Dec., a maximum gm,sat of 36 µS/µm), and a peak effective hole
mobility of 480 cm2/Vs at VDD=0.5 V [90].
In 2015, Lu et al. demonstrated the first InGaSb p-channel FinFET [91]. The devices were
fabricated using a top-down approach which was facilitated by the development of a low damage
antimonide dry etch process which yielded fins as narrow as 15 nm [91]. Additionally, extremely
low resistance, Si compatible, Ni based ohmic contacts were developed which exhibited rc
of 3.5⇥10 8 Wcm2. These developments yielded device performance with a maximum gm,sat
of 122 µS/µm for 100 nm Lg. This work was improved upon in 2017 by incorporating an
antimonde compatible digital etch [92]. DE processes for other III-V usually use acids which
are buffered in water to selectively etch the oxide formed [93]. It was found that water in fact
etches antimonides however and therefore the DE process was not self limited [92]. This was
remedied by using a solution of HCl buffered in IPA which enabled the fabrication of devices
with fin widths as small as 10 nm and gate lengths of 20 nm [92]. These devices demonstrated
a record high gm,sat of 160 µS/µm however were plagued by poor off-state performance, with
a minimum SS of only 290 mV/Dec. for devices with long gate lengths (1 µm) [92].
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2.8 Chapter Summary
This chapter has reviewed the progress made in terms of III-V MOS modules which have facil-
itated the demonstration of n-type devices which now significantly outperform Si at equivalent
gate lengths, in addition to discussing the current state of III-V PMOS. A literature review is
also included in each result chapter that relates more specifically to the corresponding work
presented.
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Chapter 3
Fabrication
3.1 Overview
This chapter provides an overview of the nanofabrication techniques relevant to the work pre-
sented in this thesis, namely: wafer growth of III-V materials, the patterning of samples via
lithographic techniques, pattern transfer via wet/dry etching, and metal and thin film deposition.
The description of each of the techniques is not exhaustive, but rather it is intended to provide
the reader with sufficient detail such that the fabrication processes presented in later chapters
can be fully understood. Particular focus is given to electron-beam lithography (EBL) and dry
etch, which proved the most challenging due to the nature of the devices fabricated.
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3.2 Molecular Beam Epitaxy
Molecular beam epitaxy (MBE) is a technique for growing thin films of crystalline material
with ultra high purity and sub-nm precision [1]. The working principal of MBE is as follows:
individual elements are heated in separate effusion cells until they start to sublime. The gaseous
elements, or, ‘molecular beam’, emitted from each effusion cell condenses onto a heated sub-
strate, where they react with each other, and, under the right conditions, form crystalline epi-
taxial monolayers of the desired material. In the growth of GaAs for example, solid sources of
gallium and arsenic reside in their own individual effusion cells, and the emitted flux of gaseous
Ga and As elements react on the sample surface to form single crystal GaAs. The thickness of
the grown layer can be precisely controlled, down to individual monolayers of atoms, by com-
puter controlled shutters which either block or permit the molecular beam emitted from each
effusion cell. Compounds can be grown with as many elements as there are effusion cells, and
the composition of the compound precisely controlled by controlling the flux of each molecular
beam via the electronic shutters. Dopant elements can also be introduced in this manner. A
simplified schematic of an MBE tool is shown in Fig. 3.1, illustrating the above. MBE achieves
ultra-high purity growth due to the combination of not using carrier gasses to transport the de-
sired elements to the substrate, and the ultra high-vacuum growth environment; which, aside
from being desirable to minimise contamination, is critical to ensure that the elements emitted
from the effusion cells have sufficiently long mean free paths such that they do not interact with
each other until they reach the substrate.
Growth Chamber
Exchange to buffer 
chamber / loadlock 
Stage
Substrate
Heating Coils
Effu
sio
n
 C
ells
Shutter
Figure 3.1: Schematic diagram of a molecular beam epitaxy (MBE) tool.
The main drawback of MBE is throughput: the advantage of precision afforded by a layer by
layer growth mechanism is counter balanced by slow growth rates which limit the productivity.
The other most commonly used growth technique for III-V semiconductors is MOCVD, which
offers faster growth rates at the expense of precission. All material used for the work presented
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in this thesis was grown by MBE.
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3.3 Lithography Overview
In the context of nanofabrication, lithography refers to the process of defining a pattern in a
thin film, named a resist, which has been deposited on to the surface of a sample. The defined
pattern serves to either mask or expose desired regions of the sample to subsequent processing
steps, such as etching to isolate a device or metal deposition to form contacts for example.
There are a variety of lithography techniques, each of which have advantages and disadvantages
in terms of resolution, throughput and cost, however in this work the discussion is limited to
photolithography and EBL.
3.3.1 Resists
Resists are radiation sensitive polymers whose solubility in certain solvents changes subsequent
to irradiation. As such, arbitrary patterns can be defined by irradiating selected regions of a
resist coated sample and subsequently developing in the corresponding solvent. Resists can be
categorised as either positive tone or negative tone, where their solubility increases or decreases
upon irradiation respectively. Figure. 3.3(a-c) depicts the pattern yielded in a positive and neg-
ative tone resist from a given identical exposure. Also shown are subsequent metal deposition
(d) and etching (e) processes which illustrate common ways in which lithographic patterning,
and specifically both positive and negative tone resists, are utilised as part of nanofabrication
processes.
Developer
Positive-tone
Negative-tone
Incident Radiation
Resist
Substrate
Wet/Dry Etch
Resist RemovalMetal deposition
(a)
(b)
(c)
(d)
(e) Resist Removal
Developer
Figure 3.2: A schematic diagram illustrating the difference between positive and negative tone
resits and the subsequent processing steps that they are commonly used for: lift-off and etching.
Depositing metal onto a sample using the process depicted in Fig. 3.2 is known as ‘lift off’. A
successful lift-off process is critically dependent on there being a discontinuity in the deposited
metal film surrounding the patterned feature, through which solvent can pass to dissolve the
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resist and lift-off the unwanted metal. This can be achieved by purposefully altering the sidewall
profile of the resit in order to minimise any unwanted metal sidewall coverage. This is commonly
achieved by either employing a process which yields an undercut resist profile such as that shown
in Fig. 3.3(a), or by utilising a bi-layer of resits which have different sensitivities, such as the
case depicted in Fig. 3.3(b) for a positive tone resist. For the former, this can be achieved by a
variety of processes including the use of negative tone resists which naturally undercut [2] and
image reversal baking [2] for example. For the latter, the use of a more sensitive resist for the
bottom layer results in a developed pattern which has a feature size fractionally larger than in
the top layer, yielding a profile with an overhang.
(a) (b)
Substrate Substrate
Resist
Metal
Metal
Resist layer 1
Resist layer 2
Figure 3.3: Suitable resist profiles for a successful lift-off process: (a) an undercut profile and
(b) the use of a resist bi-layer to yield an overhanging profile.
In addition to utilising a process which yields favourable resist sidewalls profiles, it is also crit-
ical that the method of metal deposition is non-conformal, such is the case for metal deposition
by ebeam evaporation, which is discussed in Section 3.9.
Given the lengthy discussion of the requirements for CMOS compatible process modules in the
previous chapter, it is worth noting that while lift-off is commonly used in research environments
and for III-V fabrication, it is not a CMOS compatible process. It was used however to form
the S/D and gate, source and drain contacts of the junctionless FinFET devices discussed in
Chapter 4 as a means to simplify the process. The results presented however are not critically
dependant on this, and the process could easily be altered to be fully CMOS compatible.
3.3.2 Resist Application
Resist application is dependant on the specific resist used. Typically the sample is cleaned and
de-greased prior to baking in order to remove residual moisture from the surface. A solution of
resist is then dispensed onto the sample and spun at high speed to yield a conformal coating,
before a final bake to evaporate the solvent and yield a solid film.
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3.4 Photolithography
Photolithography utilises photosensitive resists which are patterned with ultraviolet light pro-
jected through a mask, as depicted in Fig. 3.4. This is a high throughput process as each layer
of a pattern is written with a single exposure and is thus the lithographic technology utilised in
industry for mass production. The smallest possible feature size that can be written however,
referred to as the critical dimension (CD), is ultimately limited by the wavelength of the light
source. Advancements have been made in reducing the wavelength of the illumination source as
well as improving mask technology such that 50 nm features can be patterned, however this is an
extremely costly process which is only economically viable in a mass production environment.
In research laboratories, as is the case the in the James Watt Nanofabrication centre (JWNC),
photolithography is commonly used for the patterning of large features (CD > 500 nm), while an
alternative type of lithography such as EBL is used where smaller features are required.
The photolithographic tool used in this work was a Karl Suss Microtech MA6 Mask Aligner
(MA6) which uses ultraviolet light as the illumination source and includes an i-line filter (365 nm
wavelength) which facilitates the patterning of features with CD  500 nm.
Incident UV Radiation
Substrate
Photomask
ResistExposed Resist
Opaque
Transparent
Figure 3.4: Illustration of the process of photolithography, where ultra-violet radiation is inci-
dent on a sample through a partially transparent mask.
3.5 Electron beam Lithography
Unlike photolithogrpahy, EBL is a maskless technology which selectively patterns desired re-
gions of an electron sensitive resist by controllably deflecting a beam of electrons. Using this
method, patterns can be written with CDs as small ⇠10 nm. EBL tools exist in a variety of
forms, and the following provides a basic overview of the tool at the JWNC: it’s classification,
how patterns are written, layer to layer alignment, and how pattern files are prepared.
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3.5.1 Tool Classification and Basic Operation
The EBL tool at the JWNC is is a Vistec VB6 UHR EWF which utilises a Gaussian-beam
and operates at 100 kV. Gaussian-beam tools focus the electron beam to as small as possible
given the beam current, and patterns samples using a succession of point exposures, pixel by
pixel. The intensity of the beam across the diameter of the focussed spot is Gaussian in shape,
hence the name. The alternative option is a shaped-beam tool, which utilises a wide beam
of uniform intensity that can be manipulated into a variety of trapezium shapes using a series
of interchangeable apertures, and therefore each shape can patterned with a single exposure.
As such Guassian beam tools suffer in terms of writing speed in comparison to shaped-beam,
however they offer the ultimate resolution, and the VB6 at Glasgow can readily pattern features
with CDs of ⇠10 nm. A simplified schematic for for the VB6 is shown in Fig 3.5 (a). The
key components are the electron gun which generates the electrons, the column which focusses
the electron beam and controllably deflects it to the desired regions of the sample, and the
stage where the sample is mounted under high vacuum. The column comprises a variety of
electrostatic and electromagnetic lenses and apertures which serve to focus the beam and block
electrons which have strayed significantly from the optical axis. The beam blankers are a pair of
electrostatic plates that can quickly divert the beam from the optical axis and prevent electrons
reaching the sample surface, effectively turning the beam on and off. The deflection coils are
electromagnetic coils that controllably deflect the beam in order to expose the desired region of
the sample. Aberrations in the electron beam increase with radial distance from the optical axis,
and as such there is a limit in the extent to which the beam can be deflected to write a pattern,
known as the main field size. The maximummain field size of the VB6 is 1.301072 mm. In order
to write patterns which are larger than this, the stage can be moved in either x or y directions by
linear stepper motors. To account for the inaccuracy of the movement of the motors, the stage is
interferometrically monitored and the beam is deflected to negate the error in position; a process
known as beam error feedback (BEF). The VB6 utilises vector scanning to write patterns, which
is where the beam is deflected to the start of each shape individually. This is opposed to raster
scanning tools which scan the beam across the entire field while blanking the beam selectively.
For clarity, Fig. 3.5 (b) illustrates the patterning of 3 shapes across two main fields by means of
vector scanning, beam blanking, beam deflection and stage movement with BEF. The process
starts with the deflection of the blanked beam to the bottom left corner of shape 1. The beam
blanker is subsequently turned off and the pattern written by deflecting the beam using the
deflection coils as indicated by the solid blue arrow. Once the end of the shape is reached, the
beam is deflected to the start of shape 2, during which time the beam is again blanked so as
not to expose the resist between patterns. This is indicated by the blue dashed line. Once the
beam has been deflected to the correct position, the beam blankers are turned off and Shape 2 is
patterned as per Shape 1. The position of Shape 3 is out with Main Field 1 - beyond the point
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which the beam can be maximally deflected - and therefore the position of the stage is moved by
the linear stepper motors while the beam is blanked. This is indicated by the red dashed arrow.
As shown, there is error in this process and the beam is deflected to the exacts start position of
Shape 3 using BEF.
Electron Gun
Beam 
blankers
Deflection
 Coils
Stage
Sample
x
Column
(a) (b)
Shape 1 Shape 2
Shape 3
Error X
Error Y BEF
Sample
Chamber
Main Field 1
Main Field 2
Beam Deflection
Stage Movement
Beam Blanked
Figure 3.5: (a) Simplified schematic diagram of the Vistec VB6 UHR EWF Electron Beam
Lithography tool. (b) Illustration of how a pattern is written via beam deflection, beam blanking,
stage movement and beam error feedback.
3.5.2 Resist Exposure: Electron-Solid Interactions
Ideally, only the regions of resist that interacted with the incident beam of electrons would be
exposed, and therefore arbitrary patterns could be written with minimum features corresponding
to the size of the smallest electron beam diameter, which in the case of the VB6 is ⇠ 4 nm. In
reality this not the case however due to scattering events that occur when electrons interact with
matter. The two important scattering mechanisms with regards to EBL are Rutherford scattering
and electron-electron scattering. Rutherford scattering is an elastic process which occurs when
electrons interact with atomic nuclei, causing them to undergo large changes in direction while
retaining their energy. The mean free path for Rutherford scattering increases proportionally
with the square of electron energy [3] (and therefore beam voltage) and decreases proportionally
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with atomic number [3]. Conversely, electron-electron scattering is an inelastic process which
causes the electrons to lose energy and slow down [3]. The rate with which electrons lose
energy as a function of distance due to this process is described by the continuous slowing down
approximation of Bethe [4], which increases approximately linearly with material density and
decreases inversely proportionally with electron energy [4]. It is this loss in energy that exposes
the resist and therefore lower energy electrons contribute more to resist exposure than do higher
energy. The consequence of these scattering processes is depicted in Fig. 3.6. The thickness of
resist for typical high resolution EBL exposures is smaller than the mean free path for Rutherford
scattering in the resist (the elastic scattering mean free path in PMMA at 100 kV is 250 nm
for example) and therefore the majority of electrons pass through the resist undeflected. The
inelastic scattering mean free path is much shorter however and electron-electron scattering
events occur which slow the electrons down and generates secondary electrons. These secondary
electrons typically have low energies (<200 eV) and it is therefore these electrons which are
predominantly responsible for resist exposure. Due to their low energies they have a short range
(< 5 nm) however this can serve to effectively increase the spot size. This increase in beam
diameter in nanometers, df, is given empirically by [5]
d f = 0.9(
Rt
Vb
)
3
2 (3.1)
where Rf is thickness of resist in nm andVb is the beam voltage in kV. The 100 kV beam voltage
of the VB6 makes this negligible in most circumstances however.
All electrons that penetrate the resist undergo multiple large angle Rutherford scattering events,
which results in some electrons undergoing deflection angles of > 180  and re-entering the re-
sist some distance away from the initial point of incidence. These are known as backscattered
electrons and they have lower energy than incident electrons due to electron-electron scattering
events along the way. This results in what is known as the ‘proximity effect’, where unwanted
exposure of resist occurs within the backscattering radius. The region labelled as the ‘interac-
tion volume’ in Fig. 3.6 illustrates the depth into the sample where Rutherford scattering starts
to dominate and the majority of electrons undergo large deflections. The closer this interaction
volume is to the surface of the sample, the smaller the backscattering radius and the higher the
intensity of exposure immediately surrounding the patterned feature. The interaction volume is
pushed further into the substrate with increasing beam voltage and decreasing atomic weight.
III-V compounds have a higher atomic weight than Si, and as a consequence they suffer more
from the proximity effect. This can be seen from Fig. 3.7 which compares the calculated de-
posited energy as a function of radial distance from a given point exposure, known as a point
spread function (PSF), for. both a Si substrate and a III-V wafer1.
1The layer structure of the III-V wafer in this example is that of the Junctionles FinFET wafer discussed in
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Figure 3.6: (a) Illustration of the effects of electron-solid interactions. (b) The impact of beam
voltage and substrate atomic weight on the interaction volume for electron-solid interactions.
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Figure 3.7: Calculated point spread functions (PSF) for Si (black) and III-V (red) substrates.
The effects of the above scattering processes place limitations on what can be patterned by EBL,
with the most limiting mechanism dependant on the specific pattern. For example, if one were
to write a narrow isolated line, the dominant mechanism is forward scattering, which serves to
broaden the beam diameter and limit the minimum CD.
For patterns which are non-isolated or larger than the backscattered radius, the proximity effect
can result in the unwanted exposure of regions between shapes or the distortion of individual
shapes.
3.5.3 Proximity Effect Correction
The proximity effect can be accounted for by patterning shapes with a non uniform dose such
that the combination of the total forward and backscattered doses is equal at all points. The
Chapter 4. The PSFs were calculated using Monte Carlo simulations
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total dose received at a given a distance from the point of exposure can be approximated by the
following double Gaussian function [5]
PSF(r) =
1
p(1+h)
[
1
a2
exp(
 r2
a2
)+
h
b 2
exp(
 r2
b 2
)] (3.2)
where a is the radius of the forward scattered beam, b is the radius of the backscattered beam
and h =a/b . a and b can be calculated for a given resist and substrate layer structure by fitting
Eqn. 3.2 to the PSFs determined from Monte Carlo simulation.
3.5.4 Writing Parameters
The beam deflection is controlled by analogue signals output from the pattern generator which
are generated by a digital to analogue converter (DAC). The minimum amount by which the
beam can be deflected is dependant on the resolution of the DAC, which in the case of the VB6
is 20 bit. This corresponds to 220 distinct positions which can be defined along each of the x
and y axes over the size of one main field. In the case of a field size of 1.301072 mm this gives
a minimum beam deflection, known as the beam step size (BSS) of 1.25 nm. The field size of
the VB6 can be reduced in order to decrease the BSS, however this is a timely process which
requires lengthy calibration. As such, the the VB6 is set up with the three default field sizes
which correspond to BSS of 0.5 nm, 1 nm and 1.5 nm.
The variable resolution unit (VRU) allows the user to change increase the minimum amount
by which the beam is deflected, while retaining placement accuracy of the smallest BSS. This
is often to desirable in order to achieve the correct dose while staying within the limits of the
hardware, to increase the speed of writing a pattern which does not require a small BSS. VRU is
an integer multiple of BSS and is set by the user along with area dose and beam current in order
to define their pattern.
3.5.5 Layer to Layer Alignment
Often processes require more than one layer of lithography, and subsequent layers have to be
accurately aligned relative to each other. The Vb6 aligns samples by identifying markers on
the sample, which form a series of reference points that allow the tool to define a patterning
grid. These markers can either be defined globally, or locally. Global markers are defined on the
chip scale and can provide alignment on the order of 100 nm. Local markers are defined within
each cell of the pattern (i.e. each 1.3 mm ⇥ 1.3 mm square), which means that the pattern is
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effectively re-aligned following a stage movement. Local markers can allow for layer to layer
alignment as low as 20 nm.
Local alignment markers can also be used to counter the effect of drift, which is where the
lithography tool effectively loses track of the beams position with respect to the sample. This
can be caused by thermal expansion of the materials amongst other effects, and can be reduced
by local alignment markers as they force the tool to re-align for every local cell.
3.5.6 File preparation
Patterns for electron beam lithography are designed in a CAD program; L-edit used in this
work. The final design is output as a GDSII file, and subsequently fractured into polygons
and paths that can be written by the e-beam tool. The only shapes available in GDSII are
polygons and paths. A path, or track, is a series of straight-line segments with a given width.
Both polygons and paths have a maximum of 200 vertices, which seemed generous when the
format was designed but is appears restrictive now. If you need more points you must subdivide
your shape; for instance a circle could be coded as a series of pie wedges. As well as being
fractured, proximity error corrections are applied as described earlier in the chapter. Finally, the
VRU, dose, and beam-size are set before the pattern file is transferred to the Vb6, and the job is
run.
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3.6 Etching
In general terms, etching is the selective removal of material by either chemical or physical
processes. Wet etching is where the sample is immersed in a solution that removes material
purely through chemical reactions.
3.6.1 Wet Etching
In this work wet etching was only used for cleaning the surface of samples by selectively etch-
ing their native oxide. Wet etching can be used for pattern transfer however its isotropic nature
makes it unsuitable for patterns such as highly scaled Fins; it is often used for much larger pat-
terns where the sidewall profile is unimportant, such as in the definition of etched mesas.
3.7 Dry Etching
3.7.1 Reactive Ion Etching and Inductively Coupled Reactive Ion Etch-
ing
Unlike wet etching, anisotropic etching can be achieved via reactive ion etching (RIE), which
is one such variant of a "Dry Etch" process, so-called as it is a "dry" plasma that etches the
sample, as opposed to a wet liquid. A plasma is a partially ionised gas which contains equal
numbers of positive ions and negative electrons in addition to non-ionised gas particles and
neutral radicals. In the case of an RIE tool, the plasma is generated by applying radio frequency
power to parallel electrodes immersed a gas or mixture of gases, which rips electrons from atoms
due to the oscillating electric field, which in turn are accelerated into other atoms resulting in
further ionisation.
A simplified schematic of an RIE etch tool is shown in Fig. 3.8. The selected gas(es) are pumped
into the chamber and subsequently ionised due to the RF field applied between the parallel elec-
trodes. Electrons in the plasma are able to follow the applied RF power however the more
massive ions are not. This results in electrons being accelerated across the chamber and accu-
mulating on the platter, which unlike the chamber walls and top electrode, is electrically isolated
due a DC blocking capacitor. This results in the formation of an ion sheath, also referred to as
dark space, between the platter and plasma, across which there is a self induced DC bias. This
bias results in an electric field which accelerates ions directionally towards the sample. RIE is a
combination of both physical (sputtering) and chemical etching mechanisms. Chemically inert
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ions which have been accelerated by the DC self bias can eject atoms from the sample surface
due to their energetic collision. This is a purely physical process and is anisotropic provided that
the mean free path of the ion is longer than the thickness of the ion sheath. If this were not the
case the ion would likely scatter within the sheath and collide with the sample surface at non-
normal angle of incidence. Etching by sputtering is an extremely slow process and can damage
the semiconductor by breaking bonds beneath the surface. Conversely if the gas(es) used are
not inert, material can be removed from the sample by a chemical process where ions which
have been accelerated by the DC self bias, or neutral radicals which have diffused across the ion
sheath, adsorb onto the sample surface, react and form by products, and lastly the by-products
desorb from the sample.
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Figure 3.8: Schematic diagram of an RIE tool with the DC self bias shown.
This can also be an anisotropic process provided that the etch rate due to directionally acceler-
ated ions is higher than the isotropic etching of the sample due to neutral radicals. A phenomena
known as ion-assisted etching can be exploited to yield an anisotropic etch process, whereby the
combination of sputtering due to ion bombardment and etching due to neutral radicals yields a
significantly increased etch rate compared to either process individually. It is thought that this
occurs due to ions locally increasing the temperature of regions of the sample, which in turn
increases the reactivity with radicals.
Achieving an anisotropic etch profile can readily be achieved by increasing the RF power to in
turn increase the DC self bias and thus increase the sputtering and ion assisted sputtering etch
components. In the context of etching an InGaAs fin however, as discussed in Section 4.5, this
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approach is not viable as the semiconductor is easily damaged due to sputtering which manifests
as degradation in device performance. Where an etch process is constrained by requiring a low
DC self bias, an anisotropic etch can be achieved by balancing isotropic chemical etching due to
radicals with passivation either due to polymer deposition as a result of the gases used or non-
volatile etch byproducts. This is approach is limited in an RIE system, where the plasma density
(and therefore chemical reactivity) and DC self bias cannot be controlled independently, but are
both proportional to the RF power. An inductively coupled plasma reactive ion etching (ICP-
RIE) tool, the simplified schematic for which is shown in Fig. 3.9, overcomes this limitation: the
plasma is generated by applying RF power to an inductive coil, whereas the platen is powered
by a separate RF source.
~
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ICP Power
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 Coils
Figure 3.9: Schematic diagram of an ICP-RIE tool.
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3.8 Atomic Layer Deposition
chemical vapour deposition (CVD) is a technique which deposits thin films on substrates by
passing gaseous precursors over a heated sample which they react with or decompose on to form
a solid polymer film. Atomic layer deposition is regarded as a subclass of CVD and it deposits
thin films in a self-limiting cyclic manner which yields excellent control in the thickness of film
deposited and also produces films which are extremely conformal - a requirement that is pivotal
when forming gate dielectrics on non-planar transistors. To illustrate the process, Fig. 3.10
shows the 4 steps of depositing a mono layer of thermal Al2O3 an -OH terminated substrate. In
step 1, the precursor TMA is pumped into the chamber and dissociatively chemisorbs onto the
surface of the sample. When the sample is saturated the chamber is purged and any remaining
TMA and byproducts are removed. Subsequently water vapour is pumped into the chamber
which reacts with CH3 which forms CH4 as a by products and leaves a hydroxylated Al2O3,
followed by another purge to remove any precursor and by-products. This process can then be
repeated for an arbitrary number of cycles in order to deposit the desired film thickness.
ALD has proved an indispensable technology in producing scaled EOT gate stacks with low Dit
on III-V’s.
61
CHAPTER 3. Fabrication
CH
3
CH
3
CH
3
Al
CH
3
CH
3
CH
3
Al
CH
3
CH
3
O
Al
OH OH
CH
4
CH
3
CH
3
O
Al
CH
3
CH
3
O
Al
CH
3
CH
3
O
Al
OH OH
O
Al
OH CH
3
O
Al
CH
3
OH
O
Al
CH
4
CH
4
CH
4
CH
4H
2
O
H
2
O
O
Al
O
Al
O
Al
O O
OH OH OH
(a) (b)
(c) (d)
Figure 3.10: An ALD growth cycle schematically depicting Al2O3 deposition from TMA
(Al(CH3)3) and H2O precursors on an OH-terminated substrate surface: (a) the pulsed TMA
precursor is chemisorbed until the surface is saturated. Al ions bond with O, and in the process
produce CH4 as reaction by-products, (b) un-reacted TMA and CH4 by-products are purged,
leaving behind a CH3-terminated surface, (c) pulsed H2O precursor is chemisorbed until the
surface is saturated. Al-O bridges are formed and OH groups replace CH3 ligands, with CH4
generated as by-products and (d) un-reacted H2O and CH4 by-products are purged, leaving be-
hind an OH-terminated surface.
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3.9 Metal deposition
Metal deposition was required to form alignment markers for EBL and source, drain and gate
contacts for the FinFET process detailed in Chapter 4.3, as well as to deposit the gate metal
and ohmic contacts to the MOS capacitors presented throughout Chapter 5. All of these were
deposited by lift-off and therefore required a directional, non-conformal metal deposition tech-
nique. Electron beam (ebeam) evaporation achieves this by magnetically focussing an electron
beam onto the surface of the desired source metal, which causes its temperature to increase until
surface atoms vaporise, at which point they traverse the chamber and coat the surface of the
sample. A non-conformal coating is achieved by depositing at low pressure (1⇥ 10 7mbar)
such that the mean free path of evaporated particles is longer than the distance between source
and sample, which prevents collisions from occurring and randomising the direction. The thick-
ness of the deposited film is monitored in real time using a quartz crystal whose frequency of
oscillation changes as metal is deposited onto it and increases its mass. A metal deposition
run involves heating the metal source and monitoring the deposition rate via the crystal with
the sample shutter closed until the desired rate is achieved. Subsequently the sample shutter
is opened and the sample holder rotates to improve the uniformity of the deposition across the
sample. Metal can be thermally evaporated using the same principle by directly heating the cru-
cible, however ebeam evaporation is preferable as the molten source does not come into contact
with the crucible, which minimises contamination. The ebeam evaporation tool used includes
the capability to generate an Ar plasma in the chamber, which can be used for the in-situ etching
of native oxides on the sample surface prior to metal deposition. This is utilised in Chapter 4 to
etch the native oxide of the InGaAs surface prior to ohmic contact deposition, which serves to
reduce contact resistance.
Sample Holder
Sample
Sample Shutter
Source Shutter
Crucible
Solid Source Electron Gun
Magnetically Focussed
Electron Beam
Crystal
Molten Source
Figure 3.11: Schematic of an metal evaporation tool.
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3.10 Cluster Tool
The work presented in Chapter 4 was entirely reliant on the ability to expose samples to a
plasma in-situ prior high-k deposition. This was facilitated by the ‘Cluster Tool’ in the JWNC
which comprises ICP-RIE, ICP-Deposition and ALD chambers connected via a central vacuum
exchange chamber, which allows samples to be processed and transferred with exposure to air.
This is critical for fabricating antimonide devices, which are highly reactive in air and rapidly
oxidise. For this work, only the ICP-RIE and ALD chambers were used.
Vacuum Exchange
 ChamberICP-RIE
ICP
 
Dep
os
itio
n ICP Deposition
Load Lock
ALD
Figure 3.12: (a) Annotated image of the cluster tool and (b) the corresponding schematic show-
ing the ICP-RIE, ICP deposition and ALD chambers which are interconnected via a central
vacuum exchange chamber.
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3.11 Thermal Processing
3.11.1 Rapid Thermal Annealing
Rapid Thermal Annealing (RTA) is the process of rapidly heating a sample via halogen lamps
which can heat samples in excess of 1000  C on a times scale of several seconds. Such high
temperatures are not compatible with or required for III-V processing, however it’s asset is the
rate with which it can heat samples to a desired temperature, which is utilised in this work to
anneal ohmic contacts for a sepcific, optimal time, which limits the diffusion of metal atoms and
prevents degradation to the resistance of the contacts formed.
3.11.2 Forming Gas Annealing
A strip heater was utilised to anneal the samples discussed in Chapter 5 in forming gas. This
simply comprises a resistive heating element which the sample sits atop in a forming gas (95%
N2: 5%H2) purged environment.
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Chapter 4
Results I - Junctionless InGaAs
FinFETs
4.1 Background
4.1.1 The Junctionless Architecture
Conventional MOSFETs rely on p-n junctions between the channel and S/D regions to either
block or permit current flow depending on the applied gate bias [1]. As these devices are scaled,
extremely abrupt doping concentration gradients are required between junctions in order to de-
fine short channel lengths while retaining electrostatic integrity [1]. This places limitations
on the thermal processing for device fabrication and necessitates costly millisecond annealing
techniques in order to minimise the diffusion of dopant atoms [2]. Colinge et al. demonstrated a
silicon nanowire device in 2010 which circumvents the above issues by employing the junction-
less gated resistor architecture [2]: an architecture which was in fact first proposed by Lilienfeld
in 1925 [3], however, its realisation has only been made possible by modern nano fabrication
techniques. A schematic diagram of a junctionless device is shown in Fig. 4.1. It comprises
a fin or nanowire of uniformly doped semiconductor (Si for the Colinge device [2]), without
junctions, which is isolated by a buried oxide layer (BOX) or wide band gap semiconductor.
Current flow can by modulated via a capacitively coupled gate, and the device can be turned off
provided that the geometry of the fin or wire is sufficiently thin and narrow such that it can be
fully depleted [2]. In the on-state, this device operates at, or slightly more accumulated than flat
band, and is essentially a resistor with conductivity s=qµND. This has the consequence that the
transverse electric field is much smaller (zero at flat band) than an inversion mode (IM) device
at a given gate overdrive, and therefore carriers are not confined to the surface but are free to
flow through the body of the device. This reduces the effects of surface roughness scattering
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and minimises the mobility degradation from that of the bulk value [2]. Furthermore, it has
been shown that due to their bulk conduction, the relative amplitude of random telegraph noise
(RTN) of junctionless transistors is considerably less than their IM counterparts, as there are
fewer carriers at the dielectric interface to be captured by trap states [4].
Source
Drain
Gate
Oxide
Figure 4.1: Schematic diagram of the junctionless metal oxide semiconductor field effect tran-
sistor (MOSFET) architecture.
Colinge proposes that junctionless devices could offer a reduced CV/I gate delay,t , compared
to conventional MOSFETs and thus could operate at higher speeds [2]. In a IM MOSFET, the
on-current can be increased by increasing Cox, however, the increase in speed that would result
due to an increased Ion is exactly counterbalanced by the increased gate capacitance of the next
device. In a junctionless device, Ion can be increased independently of Cox by increasing the
doping concentration, which Colinge proposes relieves the requirement to scaleCox to the same
extent as for IM devices [2]. Consequently, it is argued that at a given Ion, the reduced Cox of
a junctionless device offers a reduced t . This is somewhat contentious, however, as devices
with scaled gate lengths would still require scaled EOTs to negate SCEs [1]. Further studies
are required to determine if this indeed could offer a speed advantage while retaining good
subthreshold performance, however, it is interesting to note the possible ramifications of this
architecture due to its fundamentally different operation.
A criticism of junctionless devices is that their variability is worse than conventional MOSFETs
due to their high channel doping concentrations, which makes them more susceptible to thresh-
old variations due to random dopant fluctuations [5] and body thickness variations [2]. This is
of course problematic for VLSI and presents its own fabrication challenges, however, the archi-
tecture merits further research given its potential benefits. Conversely, it has been suggested that
the simplified fabrication process afforded by this architecture would reduce device to device
variations [6].
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4.1.2 III-V Junctionless Devices
The Advantage of III-Vs
The dominant scattering mechanism in a junctionless device is impurity scattering due to its
necessarily highly doped channel [2, 7]. III-V compounds suffer less from mobility degrada-
tion due to impurities than Si, however, meaning that the advantage offered by III-Vs in terms
of electron transport is in fact even greater in junctionless devices than it is for IM: the bulk
electron mobility of In0.53Ga0.47As is approximately 8.5 times that of Si at room temperature
with ND ⇠ 1014 cm 3 [8, 9], this increases to a factor of ⇠13 at a doping concentration of
ND ⇠ 1019 cm 3 [8, 10]. Not only do III-Vs offer a potential advantage in performance for junc-
tionless devices, but in fact the junctionless architecture offers an even greater simplification to
the fabrication process of scaled III-V devices than it does Si: circumventing the need to form
highly doped, self-aligned S/D regions by complex re-growth processes [11].
Device Variability
Leung et al. published a simulation study which demonstrated InGaAs junctionless devices to
have lower variability than Si due to random dopant fluctuations (RDF) [12]. It was argued
that due to the low DOS of InGaAs, local variations in potential along the channel result in
smaller variations in electron density and thus have less of an impact on Vt and Ion [12]. It was
further proposed that the higher permittivity of InGaAs yields lower fluctuations in Vt, which
is inversely proportional to er [5, 12]. Conversely, Zagni et al. argued that the variability is
worse in scaled InGaAs devices than in Si due to its increased quantum confinement effect,
which results in a lower inversion capacitance, Cinv, and therefore a greater sensitivity to body
thickness variations and RDF [13]. It is precisely such a disagreement which further merits
the experimental investigation of these devices, for which there is currently little experimental
data to validate these simulations, which may well not encompass all aspects of the devices to
sufficiently reflect the reality.
Literature Review and Novelty
Yokoyama et al. [14] demonstrated the first III-V junctionless device in 2010, which employed
an ultra thin body (UTB)-XOI architecture. The device comprised an In0.53Ga0.47As channel
on top of an Al2O3 BOX which was formed by DWB. Long channel MOSFETs were fabri-
cated (Lg=50 µm) and the impact of channel thickness, tch, (tch = 3.5 nm and 7 nm) and doping
concentration (ND= 1⇥ 1017,1⇥ 1018,1⇥ 1019 cm 3) investigated. Promising results were
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demonstrated with a minimum SS of 150 mV/Dec. and an Ion/Ioff ratio ⇠ 107 at a gate over-
drive of 1 V. Further planar devices have since been demonstrated [15–18] with gate lengths as
short as 6 nm [16]; exhibiting a maximum on-current and transconductance of 420 µA/µm and
1.48 mS/µm respectively atVDD= 0.7V , albeit with significant SCEs (DIBL⇠ 500 mV/V). The
more moderately scale variant of the same device (Lg=36 nm) demonstrated a greatly improved
electrostatic integrity with an SS = 115 mV/Dec and DIBL = 165 mV/V [16].
Non-planar, III-V junctionless devices have also been demonstrated, which include InxGa1 xAs
FinFETs with x = 0.53 [19, 20] and x = 0.7 [19, 21, 22], as well as a GaAs, GAA lateral
nanowire [23]. As expected, these devices offer superior immunity to SCEs compared to their
planar counterparts, and Zota et al. demonstrated a 25 nm gate length device in 2017 with a
minimum SS of 76 mV/Dec. and DIBL = 33 mV/V [22]. A complete summary of metrics
relevant to low power digital logic applications for all III-V junctionless devices published to
date is given in the following sections, against which the performance of the devices fabricated
are benchmarked.
One advantage of the FinFET architecture which has yet been exploited for III-V junctionless
devices, is the ability to increase current density per chip area by employing high aspect ratio
fins. Such devices would require unpinned, lowDit dielectric interfaces to the [110] fin sidewalls
to allow for the effective modulation of channel current. To date, all non planar III-V junction-
less devices that have been demonstrated have employed fin heights which are smaller than the
maximum depletion width of the channel material given its doping concentration, and as such,
can be well modulated by the top gate only, and offer little insight into the effectiveness of the
gated sidewalls. Accordingly, this chapter presents the process development, fabrication, mea-
surement and analysis of InGaAs junctionless FinFET devices which utilise high aspect ratio
fins, predominantly gated by the dielectric interface to their [110] orientated sidewalls, allow-
ing for an increased drive current per chip surface width compared to anything published thus
far.
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4.2 Epitaxial Layer Structure
4.2.1 Wafer Parameters
The layer structure of the junctionless FinFET wafer, which was grown by Dr Matthew Steer,
is shown in Fig. 4.2(a) and comprised a 1.5 µm thick, lattice matched, p-doped (NA= 8⇥
1015 cm 3) In0.52Al0.48As buffer layer and a 50 nm thick, n-doped (ND= 6⇥ 1018 cm 3)
In0.53Ga0.47As device layer, both of which were grown by MBE on a semi-insulating (SI) InP
(100) substrate. The p and n-type dopant elements were Be and Te respectively. InxGa1 xAs
with an InAs mole fraction of 53% was chosen as the channel material for this initial investi-
gation given the maturity of its gate stack [24] and contact technology [25, 26], as well as to
minimise the formation of defects due to lattice mismatch. The wide bandgap InAlAs buffer
layer serves to confine the InGaAs channel, effectively mimicking the structure of the Colinge
SOI device. The band diagram and electron concentration for this layer structure at flat band, as
calculated by solving the Poisson and Schrödinger equations self consistently [27], are shown
Fig. 4.2(b), illustrating the confinement in the channel. The doping concentration of the InGaAs
device layer of 6⇥ 1018 cm 3 was the highest possible with the particular MBE system used,
and was chosen to minimise the contact resistance [25] and to maximise the on-state perfor-
mance [2]. The InAlAs buffer was lightly p-doped to further increase the barrier height to the
channel.
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Figure 4.2: (a) Schematic epitaxial layer structure of the material used to fabricate junctionless
InGaAs FinFET devices. (b) The corresponding band alignments and carrier concentrations as
function of depth into the wafer as calculated by solving the Poisson and Schrödinger equations
self consistently [27].
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4.2.2 Characterisation
Minimal bowing of the wafer (⇠6 nm/ mm) was measured by a Bruker Contour GT optical pro-
filer, as shown in Fig. 4.3(a), indicating that the buffer and channel are closely lattice matched.
This measurement was performed by Dr Kevin Gallagher. A 40⇥40 µm AFM scan of the sur-
face measured by a Bruker Icon AFM in tapping mode (Fig. 4.3(b)) shows a number of bow-tie
shaped defects which are approximately 1 µm wide, 2 µm long and protrude from the sam-
ple surface by ⇠10 nm. The shape of these defects is unfamiliar to anything reported in the
literature, however, it is suspected that they originate in thick InAlAs buffer layer. Fig. 4.3(c)
and (d) show 500⇥ 500 nm AFM scans of the surface at the centre and edge of the wafer re-
spectively. The degradation in root mean square (RMS) surface roughness, rq, from 0.5 nm at
the centre to 2.0 nm at the edge is indicative of a temperature gradient across the wafer during
growth. The low measured rq at the centre validates the quality of the wafer for use in device
fabrication.
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Figure 4.3: (a) Surface profile of the as grown InGaAs JFinFET wafer measured by an optical
profiler. Minmial bowing of the wafer illustrates close lattice matching between the epitaxial
layers. (b) 40⇥ 40 µm AFM scan of the surface at the centre of the wafer showing bow-tie
shaped defects which protrude from the surface by approximately 10 nm. (c,d) 500⇥ 500 nm
AFM scans of the centre and edge of the wafer respectively illustrating excellent surface rough-
ness between the bow-tie like defects. The increased rq at the edge of the wafer is indicative of
a temperature gradient from centre to edge during growth.
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4.3 Device Parameters and Process Flow
For the first iteration of the device, it was chosen to investigate the impact of fin width on the
performance of single-fin FinFETs, at a fixed Lg of 200 nm. Nominal fin widths of 10 nm,
15 nm, and 20 nm were investigated. The top-down, gate-first fabrication process employed is
summarised in Fig. 4.4. The following provides an overview of each process module, describ-
ing the critical requirements and consequences on device performance, and details the process
development required. Full details of the corresponding process optimisation are given in the
following sections.
1. Etch Mask Patterning by EBL. The etch mask was based on a design by Dr Muham-
mad Mirza for fabricating Si junctionless nanowires [7]. It comprised fin, S/D and contact
regions and was patterned by EBL using HSQ resist. Differences in the magnitude of
proximity exposure between Si and InGaAs required optimisation of the HSQ develop-
ment process, which is discussed in Section 4.4. Also discussed, is the strategy employed
to minimise the fin line edge roughness (LER), which is critical to avoid degradation to
the on-state performance [28].
2. Mesa/Fin Dry Etch. Samples were etched using an inductively coupled plasma (ICP)-
RIE process which formed both the contact mesas for device isolation, as well as the
fin. Simulation studies have shown that non-vertical fin sidewalls serve to degrade off-
state performance [29], and therefore, a highly anisotropic etch process is desirable, with
the constraint of inducing minimal damage to the etched sidewalls: etch damage would
degrade the dielectric interface to the fin and limit the devices performance, or in the
worst case, pin the Fermi level at the interface such that the current cannot be modulated.
A low damage etch process had been previously established within the group by Dr Olesya
Ignatova and Dr Xu Li. Section 4.5 details the further development of this process, with
the aim of improving sidewall verticality while retaining its low damage properties.
3. HSQ Etch /Digital Etch. Following the mesa/fin etch process, the remaining HSQ was
selectively etched using ICP-RIE with CF4 etch chemistry. Two samples were processed
for comparison, one with, and one without the inclusion of a digital etch process, which
is employed to recover any damage inflicted by the dry etch process [30]. It has been
previously demonstrated that 3 cycles of digital etching is sufficient to yield the maximum
improvement in damage recovery when an InGaAs surface is etched with this baseline fin
etch process [31]. A such, 3 cycles were implemented in this device fabrication process,
where the sample was oxidised using an O2 plasma and the oxide selectively etched in
sulphuric acid.
4. High-k Deposition. A bi-layer of Al2O3/HfO2 (nominally 1/3 nm thick) was deposited
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at Tyndall National Institute (TNI) using their optimal ammonium sulphide surface pas-
sivation ((NH4)2S) process [24], which has demonstrated fully unpinned InGaAs-Al2O3
interfaces with a peak Dit of just 9⇥ 1011 cm 2eV 1 situated ⇠Ev + 0.4 eV, which de-
creases towards the conduction band edge [24, 32]. The Al2O3 and HfO2 layers were
deposited in a Cambridge NanoTech Fiji F200LLC ALD reactor using a thermal process
at 250 C. The Al2O3 was deposited via alternating cycles of TMA and water (H2O),
while tetrakis-ethylmethylaminohafnium (TEMAHf) and H2O were employed as precur-
sors for HfO2 deposition. This process has demonstrated accumulation capacitances of
1.6 µFcm 2 [33].
5. GateMetal Deposition. The gate contact was formed by patterning the sample using EBL
with PMMA resist, and subsequently lifting-off Pt/Au (20/200 nm), which was deposited
by ebeam evaporation. Pt was chosen for its high work function in order to yield a more
positive threshold voltage than lower work function metals. The deposited gate metal
length was 2 µm as shown in Fig. 4.5. This was chosen to allow its formation by lift-off
in order to simplify the process and remove the need to employ a more complex subtractive
process, which would be required to form smaller gate metal lengths. Given the geometry
of the S/D regions and the high doping concentration, the gate is only able to fully deplete
the fin, the length of which defines the gate length of the device.
6. Ohmic Contact Formation. The ohmic contact regions were also patterned using EBL
with PMMA resist. Following resist development, the exposed high-k was selectively dry
etched using SiCl4 chemistry with in-situ interferometric monitoring. The contact system
employed was annealed Ni-InGaAs. Prior to metal deposition, the native oxides present on
the sample surface were removed by in-situ Ar sputtering, and subsequently, the follow-
ing contact layers were deposited by ebeam evaporation: Ni/Ti/Pd/Au (4/15/15/100 nm).
Following lift-off, the sample was annealed in a rapid thermal anneal(er) (RTA) at 350 C
for 60 s in an N2 purged environment. This process had been previously developed within
the group by Dr Uthayasankaran Peralagu and Dr Olesya Ignatova and exhibited a specific
contact resistance of 1.92⇥10 6 Wcm2 on n-In0.53Ga0.47As doped at 5⇥1019 cm 3. The
distance between the contact and gate edge was chosen to be 100 nm in an attempt to min-
imise the access resistance should there be charge in the oxide that depletes the surface of
the un-gated, or ’underlapped’, regions, while not placing too stringent demands on the
alignment process. This is depicted in Fig. 4.5 for clarity.
Full details of the above processing steps are provided in Appendix A.
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1.Etch Mask Patterning by EBL 2. Mesa/ Fin Etch 3. HSQ/Digital Etch
InP
InAlAs
HSQ
InGaAs
A A’
B
B’
4. Blanket High-k Deposition 5. Gate Metal Deposition 6. Ohmic Contact Formation
A A’B B’
High-K Gate
 Metal
S/D
 Contact
S/D
 Contact
Figure 4.4: Simplified schematic process flow for the top-down, gate-first, InGaAs junction-
less FinFET comprising: etch mask patterning by electron beam lithography (EBL) in HSQ
resist; mesa and fin definition using an inductively coupled plasma reactive ion etching (ICP-
RIE) process; HSQ removal and digital etch to recover dry etch damage; blanket deposition of
Al2O3/HfO2 (1 nm/3 nm) high-k bi-layer; gate metal deposition via EBL, ebeam evaporation
of Pt/Au (20/200 nm) and lift-off; and S/D contact formation by EBL, high-k dry etch selective
to InGaAs, in-situ native oxide etching with Ar sputtering, ebeam evaporation of Ni/Ti/Pd/Au
(4/15/15/100 nm) and lift-off.
L
g
 = 200 nm
Gate Contact
2 µm
Contact 
underlap 100 nm
Figure 4.5: Schematic of the top view of the finished device, illustrating the gate (fin) length,
Lg, the gate contact size, and the distance between gate metal edge and contact regions.
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4.4 Mask Defintion
4.4.1 Post Exposure Baking of HSQ Resist
The HSQ etch mask, which comprised fin, S/D, contact and bond pad components, is shown
in Fig. 4.6. In order to minimise unwanted proximity exposure, the mask was patterned in two
lithographic layers which were aligned to each other, with the first layer (L1) patterning fin, S/D
and contact features, and the second (L2) the bond pad regions. An initial dose test was con-
ducted for each component individually to narrow the process window, and a further subsequent
dose test conducted with the corresponding components for L1 combined, and their doses varied
about their previously determined isolated dose. Proximity error correction (PEC) was included,
which utilised a PSF that was specific to this epitaxial layer structure as determined by Monte
Carlo simulation [34]. Nonetheless, it was found that there was no combination of doses which
yielded the correct pattern dimensions without overexposing the HSQ surrounding the desired
features. An example of this is shown in Fig. 4.7(a) where the mask components were written
with the parameters given in Table 4.1 and the resist was processed as per Table 4.2, excluding
the step highlighted in red.
FinS/DContacts
Bond
pads
Ebeam Mask 
Patterning by
EBL
• Fin   
• S/D
• Contacts
• Bond Pads
L1
L2
Figure 4.6: Process flow and schematic diagram of the HSQ mask defined by electron beam
lithography. The mask is written in two layers to minmise proximity exposure. Layer 1 (L1)
patterns the fin, S/D and contact regions and layer (L2) patterns the bond pad mesa.
Patterning the combined features included in L1 was not problematic on Si, which this mask was
originally developed for, however, proximity exposure is worse in III-Vs due to their increased
backscaterring coefficient [35]. While it would have been possible to circumvent this issue by
patterning the mask in more lithographic layers, it was preferable to investigate a process which
reduced the impact of proximity exposure: this would result in a higher throughput of samples
and could also prove advantageous for fabricating future iterations with more scaled gate lengths.
Incorporating a post exposure bake (PEB) into the development process, as highlighted in red
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10 µm 10 µm
1 µm1 µm
(a) (b)
Figure 4.7: SEM images of the first lithographic layer (L1) written in HSQ with the ebeam pa-
rameters shown in Table 4.1 with (a) and without (b) the inclusion of a post exposure bake (PEB)
during HSQ development. The dark region around the fin visible in (b) is due to hydrocarbon
contamination from previous inspected at high magnification on an SEM.
Mask Component Beam Current (nA) Spot Size (nm) BSS (nm) Area Dose (µCcm 2)
Fin 1 4 1.25 30000†
Source/Drain 1 4 2.5 1950
Contacts 32 24 20 970
† The fin was written using a technique called undersize-overdose, as discussed below, which
results in what appears to be an anomalously high area dose.
Table 4.1: HSQ application and development process with (highlighted in red) and without
incorporating a post exposure bake (PEB).
Sample Clean 5 min. acetone at 50 C
5 min. IPA
60 s. SurPass3000
60 s. DI water rinse
N2 blow dry
Resist Parameters 3:1 HSQ:MIBK spun at 5k rpm
Soft Bake 90 C for 2 min. on hotplate
Development PEB at 195 C for 2 min. on hotplate
30 s TMAH (25%)
60 s DI water rinse
15 s IPA rinse
N2 blow dry
Table 4.2: Electron beam lithography exposure parameters for lithographic layer L1.
in Table 4.2, where the sample is baked at high temperature subsequent to ebeam exposure and
prior to development, has been shown improve the contrast and aid the removal of proximity
exposed regions between features [36]. This is somewhat counter intuitive, as increasing the
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baking temperature of HSQ prior to ebeam exposure results in thermally activated cross linking
which reduces its contrast [37]. The improvement gained by employing a PEB, however, is
attributed to the formation of SiO2, which passivates the HSQ surface and prevents it bonding
with contaminants which are insoluble in the developer [36]. Fig. ??(b) shows the resulting
HSQ mask, with no residual HSQ present, written with identical parameters as in (a) but for the
inclusion of the PEB step highlighted in red in Table. 4.2. It should be noted that the dark region
around the fin visible in (b) is hydrocarbon contamination from having previously inspected this
area at high magnification, which is shown inset.
4.4.2 Undersize-Overdose
The fin was written using a technique known as undersize-overdose, which is where the width
of a feature is defined to be smaller than the desired result, and subsequently patterned with a
high dose which results in overexposure and yields the correct dimension [38, 39]. This process
has been shown to reduce the LER of patterned features and also increase the process latitude.
This can be understood by considering the fin width vs dose plot shown in Fig. 4.8. The data
for this was collected by conducting a dose test with a fixed design fin width of 5 nm, (shown
as the black vertical lines in (a)), and measuring the resulting patterned widths using an SEM.
By employing the undersize-overdose method, the dose required to pattern the desired feature
dimensions is situated in a region of the dose-fin width curve which is less sensitive to changes
is dose. Consequently, any variations in beam current when writing a pattern result in a smaller
change in feature size and thus smaller LER [39].
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Dose A: 10 nm Fin
Dose B, B > A: 15 nm Fin
Dose C, C > B: 20 nm Fin
Fixed Design Width = 5 nm(a) (b)
Figure 4.8: (a) Illustration of the undersize-overdose electron beam lithography (EBL) writing
strategy. The solid vertical black lines show the design width of the fin in L-Edit, which was
5 nm for all patterned fin widths. Varying fin widths can be written by changing the dose with
which the black rectangle is written. (b) Experimental dose vs fin width data from patterning fins
as illustrated in (a), with the EBL and resist parameters given in Tables 4.1 and 4.2 respectively,
including the PEB step. The circles in (a) illustrate the placement of the EBL beam shots at the
given parameters.
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4.5 Anisotropic Etching of In-Containing III-Vs
III-V compounds are highly susceptible to damage due to physical sputtering [40, 41], which
constrains a low damage etch process to minimise the induced direct current (DC) self bias to
minimise the energy with which ions bombard the sample. Given that etch anisotropy gener-
ally increases with increasing DC bias [42], designing a highly anisotropic, low damage etch
process for III-V compounds presents a difficult fabrication challenge. This is particularly the
case for In-containing compounds, as their etch byproduct with Cl2, which historically is the
commonly used etchant gas for III-Vs, is non-volatile at temperatures below 200 C [43, 44].
This results in the accumulation of InClx on the sample, leading to rough surface morphologies,
poor etch anisotropy and low etch rates [44]. Etching In-containing III-Vs in CH4/H2 mixtures
has demonstrated highly vertical etched sidewalls with smooth surfaces for large feature sizes
such as mesas [45]. Interactions between atoms, ions and radicals within the CH4/H2 plasma
can result in the deposition of an organic polymer film [45]. The mechanism of etch anisotropy
with this etch chemistry is thought to be due to balancing the anisotropic etching due to physical
sputtering and ion assisted etching, the isotropic chemical etching due to radicals generated in
the plasma, and the simultaneous passivation of the surface due to polymer film deposition [45].
The phenomena of positively sloped sidewalls, where the base of the etched feature is larger
than the etch mask, is commonly observed when etching In-containing compounds [46, 47]. For
CH4/H2 etch chemistry, this is attributed to polymer deposition rates which exceed the effec-
tive anisotropic etch rate [46, 47]. Haneji et al. demonstrated a process of cyclic etching using
CH4/H2 and by O2, where the to O2 step was intended to ash any unwanted polymer that had
been deposited. This was shown to improve the sidewall verticality for various In-containing
III-Vs compared to continuously etching in CH4/H2 [46]. While CH4/H2 based etch processes
circumvent the issue of the low volatility of InClx, their etch rates are prohibitively slow and
etching with these gasses alone is not feasible at low bias [48]. Constantine et al. demonstrated
that etching InP in a Cl2/CH4/H2 mixture retained the excellent surface morphology and etch
anisotropy of CH4/H2 plasmas, while significantly increasing the etch rate [48]. The low dam-
age InGaAs recipe previously developed within the group by Dr Ignatova and Dr Li combines
the promising results of the Cl2/CH4/H2 chemistry, with the effectiveness of using O2 to ash any
deposited organic polymer, and employs continuous etching with Cl2/CH4/H2/O2 etch chem-
istry. This process yielded visually smooth surfaces with a sidewall angle of 76.8  at a DC self
bias of 113 V. The complete recipe and corresponding etched fin are shown in Fig. 4.9. Dry
etch processes for etching InGAs features of this size are scarce in the literature, with the first
demonstration of sub 20 nm vertical features demonstrated in 2014 by Zhao et al. [49].Their
process used BCl3/SiCl4/Ar chemistry, however, it utilised a high DC bias of 280 V [49], which
illustrates the promise of the Cl2/CH4/H2/O2 process. The following details an array of etch
experiments which endeavoured to improve the sidewall verticality of this base recipe, while
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retaining the smooth surface roughness and maintaining the DC self bias at⇠ 100 V . While this
target bias is somewhat arbitrary, previous investigations examining the degradation of qualita-
tive MOS characteristics for samples which had been exposed to the baseline etch process, show
the damage induced at this bias to be minimal and readily recoverable via subsequent plasma
processing [31].
Fin Etch
Etch Chemistry Cl2/CH4/H2/O2
Flow Rate (sccm) 6/10/15/0.5
ICP Power (W) 250
Platen Power (W) 25
Pressure (mT) 2
Temperature ( C)) 120
DC Bias (V) 113
Time (mm:ss) 02:30
100 nm
HSQ
InGaAs
76.8°
Figure 4.9: Inductively coupled plasma - reactive ion etching (ICP-RIE) parameters for the
baseline, low damage InGaAs etch process and a scanning electron microscope (SEM) image of
the corresponding etched fin profile.
4.5.1 InGaAs Dry Etch Process Development
Initial tests were undertaken on an Oxford instruments ICP180 ICP-RIE etch tool with circular
HSQ etch masks which pertained to the development of a vertical nanowire process. Ultimately,
however, it was the recipe yielded from this set of experiments that was implemented as part of
the junctionless FinFET process.
Etch Recipe 1: Increased H2 Flow
Hayes et al. demonstrated that when etching InP in a CH4/H2 discharge, the polymer deposition
rate increased as the ratio of CH4 to H2 was increased [45]. In attempt to decrease the polymer
deposition rate and reduce surface passivation, the H2 flow rate was increased by ⇠ 50% from
15 to 22 standard cubic centimetres per minute (SCCM). This improved the sidewall angle from
76.8  to 81.3 . A marginal decrease in InGaAs etch rate was observed from 20 nm/min to
⇠18 nm/min, and the InGaAs:HSQ selectivity decreased from 3.9:1 to 1.9:1, indicating that
there was indeed less polymer being deposited.
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Fin Etch
Etch Chemistry Cl2/CH4/H2/O2
Flow Rate (sccm) 6/10/22/0.5
ICP Power (W) 250
Platen Power (W) 25
Temperature ( C 120
DC Bias (V) 113
Time (mm:ss) 02:30
100 nm
81.3°
HSQ
InGaAs
Figure 4.10: Inductively coupled plasma - reactive ion etching (ICP-RIE) parameters for Etch
Recipe 1 and a scanning electron microscope (SEM) image of the corresponding etched fin
profile. The changes from the baseline process are highlighted in red.
Etch Recipe 2: Increased H2 and O2 Flow
To further decrease passivation due to polymer deposition, the O2 flow was increased by 100 %
from 0.5 to 1.0 SCCM, while retaining the increased H2 flow from the previous experiment. This
further improved the sidewall angle to 83.7 , and also improved the InGaAs:HSQ selectivity to
3.5:1. The etch rate remained at 18 nm/min and there appeared to be no degradation to the
surface morphology.
Fin Etch
Etch Chemistry Cl2/CH4/H2/O2
Flow Rate (sccm) 6/10/22/1
ICP Power (W) 250
Platen Power (W) 25
Pressure (mT) 2
Temperature ( C 120)
DC Bias (V) 113
Time (mm:ss) 02:30
100 nm
83.7°
HSQ
InGaAs
Figure 4.11: Inductively coupled plasma - reactive ion etching (ICP-RIE) parameters for Etch
Recipe 2 and a scanning electron microscope (SEM) image of the corresponding etched fin
profile. The changes from the baseline process are highlighted in red.
Etch Recipe 3: Increased ICP Power
Figure 4.12 shows the impact of increasing the ICP power: with the flow rates fixed at the
values for Etch Recipe 2, the ICP power was increased from 250 W to 500 W. This significantly
improved the resulting profile, with the upper third of the nanowire being extremely vertical,
and lower two thirds tapering at angle of 86.2 . Increasing the ICP power increases the plasma
density, and therefore, the reactive chemical component of the etch. This vast improvement with
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increased chemical etching indicates that the previous, more positively sloped processes, were
dominated by low energy physical sputtering.
Fin Etch
Etch Chemistry Cl2/CH4/H2/O2
Flow Rate (sccm) 6/10/22/1
ICP Power (W) 500
Platen Power (W) 25
Pressure (mT) 2
Temperature ( C 120)
DC Bias (V) 88
Time (mm:ss) 02:30
100 nm
86.2°
HSQ
InGaAs
Figure 4.12: Inductively coupled plasma - reactive ion etching (ICP-RIE) parameters for Etch
Recipe 3 and a scanning electron microscope (SEM) image of the corresponding etched fin
profile. The changes from the baseline process are highlighted in red.
Etch Recipe 4: Overetching
Over-etching, where the sample is etched beyond the point that the desired etch depth is reached,
with any vertical etch component suppressed by the InAlAs etch stop layer, has been shown to
improve sidewall verticality by scattering incoming ions towards the foot of the etched feature
and thus aiding its removal [50]. Fig 4.13 shows the resulting etched wires when etched with
Etch Recipe 3, with the addition of a 30 s over etch. It can be see that this process effec-
tively reduces the foot at the base of the wire, however, the surface morphology has degraded
severely due to the complete consumption of the HSQ mask, which has resulted in micromask-
ing [51].
Fin Etch Over Etch
Etch Chemistry Cl2/CH4/H2/O2
Flow Rate (sccm) 6/10/221
ICP Power (W) 500
Platen Power (W) 25 10
Pressure (mT) 2
Temperature ( C) 120
DC Bias (V) 88 34
Time (mm:ss) 02:30 00:30
100 nm
88.4°
Figure 4.13: Inductively coupled plasma - reactive ion etching (ICP-RIE) parameters for Etch
Recipe 4 and a scanning electron microscope (SEM) of the corresponding etched fin profile. The
changes from the baseline process are highlighted in red.
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Etch Recipe 5: Final Fin Etch Process
Table 4.3 shows the final ICP-RIE parameters used for device fabrication and Fig 4.14 shows
the corresponding cross sectional SEM images of etched fins of 10 nm, 15 nm and 20 nm design
widths. This recipe differs from that of Etch Recipe 4 as the process was transferred from the
ICP180 to an an Oxford instruments Cobra ICP-RIE etch tool, which is part of a clustered ICP-
RIE, ICP deposition, ALD and scanning Auger system. Transferring the process required in-
creasing the flow rates by⇠ 20% to account for the the larger chamber size, as well as marginally
increasing the CH4:H2 ratio. Given the smaller etch depth of the fins compared to the nanowires
in Fig. 4.13, the HSQ mask is left intact and the effectiveness of overetching is evident with no
degradation observable in sidewall roughness compared to Etch Recipe 3.
Fin Etch Over Etch
Etch Chemistry Cl2/CH4/H2/O2
Flow Rate (sccm) 7.2/12/18/0.5
ICP Power (W) 500
Platen Power (W) 25 10
Pressure (mT) 2
Temperature ( C) 120
DC Bias (V) 111 66
Time (mm:ss) 01:25 00:30
Table 4.3: Inductively coupled plasma - reactive ion etching (ICP-RIE) parameters for the Cobra
fin etch recipe used in device fabrication.
50 nm 50 nm 50 nm
(a) (b) (c)
HSQ
InGaAs
HSQ
InGaAs HSQInGaAs
11.2 nm
86.2° 85.9°
15.1nm 19.3 nm
83.6°
10 nm Design 15 nm Design 20 nm Design
Figure 4.14: Scanning electron microscope (SEM) images of etched InGaAs fins using the recipe
given in Table 4.3 for (a) 10 nm, (b) 15 nm and (c) 20 nm design widths.
4.5.2 Digital Etch
Fig. 4.15 shows bright field (BF) TEM images of the three fin widths following complete device
fabrication, including digital etch. These images were taken at TNI using a JEOL 20000FX
microscope operated at 200 kV. The samples were prepared for TEM using focussed ion beam
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(FIB) thinning on a FEI 200 workstation. The etched sidewall angle of each fin width appears
to be significantly less vertical than that measured post fin etch, and the base of the fins appear
wider than observed in the SEM images shown in Fig. 4.14. It is suspected that there is variabil-
ity in the etch process, which could arise, for example, as a result of different etch chemistries
used by other users and result in contamination in the etch chamber. Furthermore, it is possible
that the digital etch process, and/or the (NH4)2S passivation process, have preferentially etched
the top of the fins compared to the bottom, resulting in the more tapered profile shown. Further
investigation is required. What appears to be an inhomogeneous dielectric layer surrounding
the fins is thought to have resulted from damage during the FIB process, as low gate leakage
currents were measured (shown in the following section). The varying contrast across the fins is
also thought to be due to damage from the FIB.
20 nm 20 nm
5 nm
20 nm
6.9 nm 9.3 nm 14.8 nm
20.9 nm 22.7 nm 27.7 nm
Al2O3
< 1nm
HfO2
~ 3nm
10 nm Design
post DE
15 nm Design
post DE
20 nm Design
post DE
(a) (b) (c)
Figure 4.15: Transmission electron microscope (TEM) images of nominally designed 10 nm,
15 nm and 20 nm fins, following complete device fabrication. The red line illustrates the perime-
ter of the InGaAs fin. The bi-layer dielectric is visible in the higher magnification image shown
inset to (a), showing Al2O3 and HfO2 thicknesses of < 1nm and ⇠ 3 nm respectively.
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4.6 Electrical Results
For clarity, when comparing the impact of digital etch and fin width on electrical performance,
the following naming convention is adopted. Samples that have been processed with and without
digital etching are referred to as ‘DE’ and ‘NoDE’ respectively. Individual devices are referred to
by their nominal fin width prior to digital etching, irrespective of whether they have been digital
etched or not. Digital etching of course reduces the actual width and this accounted for during
analysis. The ‘10 nm-DE’ device, therefore, corresponds to the narrowest fin on the digitally
etched sample. Both samples DE and NoDE comprised 4 cells each containing 33⇥10 nm fin
width devices, 11⇥ 15 nm fin width devices, and 11⇥ 20 nm fin width devices, totalling 220
transistors per sample. DC electrical measurements were performed at room temperature using a
Keysight B1500 Semiconductor Analyser and Cascade Microtech automated probe station with
four-point Kelvin probes. This was used in conjunction with a purpose written MATLAB script,
which allowed for the automated measurement and analysis of all devices on each sample. The
total yield for both samples was found to be ⇠ 40 %, however, error in the alignment process
resulted in the failure of all devices in 2 cells of sample DE, halving the total number of devices
available for comparison. The total number of working devices for each sample and fin width
is summarised in Fig. 4.16, where a device was deemed to be ‘working’ if the gate leakage
current was less than 1 nA. Unless otherwise stated, all values for devices on sample DE were
normalised to the gated perimeter as measured from the TEM images shown in Fig. 4.15. Given
the unexpected fin geometries observed in these images, it is not clear what the correct length
of the gated perimeter is for devices on sample NoDE, for which there are no TEM images. For
simplicity, the perimeter of the fins shown in Fig. 4.14 was used. This may well induce some
error, however, as expected the devices on sample DE exhibited superior performance than those
on sample NoDE, and consequently, this error will only manifest as an under or overestimation
of the benefit of digital etching, and does not effect the quoted metrics of the best performing
devices.
Fig. 4.17 shows typical measured transfer and output data for each fin width from sample DE,
illustrating well behaved transistor characteristics with low gate leakage. The following sub-
sections provide a detailed analysis and discussion of the measured devices metrics, concluding
on the impact of fin width and DE, and benchmarking the best performing device against those
published in the literature.
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Sample DE Sample  NO DE
10 nm 15 nm 20 nm 10 nm 15 nm 20 nm
23
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Total Devices
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Working Devices
Figure 4.16: Comparison of the yield for samples processed without and without a digital etch
(DE). Devices were deemed to be ‘working’ if their gate leakage was less than 1 nA.
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Figure 4.17: Measured room temperature transfer (Id-Vg) and output (Id-Vd) characteristics for
(a,b) 10 nm, (c,d) 15 nm and (e,f) 20 nm devices which included the digital etch (DE) process.
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4.6.1 Noise
Significant noise was found to be present in the Id-Vg and Id-Vd responses for both samples DE
and NoDE, the magnitude of which appeared qualitatively to increase with decreasing fin width,
as evident in Fig. 4.17. It is suspected that this is RTN due to the trapping and de-trapping of
carriers in the channel with border traps in the oxide [52, 53]. This mechanism would have a
greater effect on narrow fins as a larger percentage of the channel would be depleted by a given
charge in the oxide than that of a wider fin. Quantum confinement effects will cause the energy
of first sub-band of the conduction band to increase as the fin width is reduced [54], meaning
that the Fermi level of the narrowest fin in the on-state will be situated higher in energy than
that of wider fins. It has been shown that the density of border traps in Al2O3 increases with
energy above the conduction band edge of InGaAs [55], and therefore, it could also be the case
that the Fermi level of the narrowest device is aligned with a higher density of border traps than
the wider devices. The magnitude of the noise will be somewhat exacerbated due to the fact that
these are single fin devices, however: commonly data is reported for devices with multiple fins
in parallel, for which a random fluctuation in current in any individual fin would yield a much
smaller variation in total device current at any point in time. Further investigation is required to
ascertain the source of this noise and to quantify its dependancy of fin width.
4.6.2 Quantifying the Impact of Digital Etching and Fin Width
The following compares the electrical performance of devices processed with and without digital
etching, in terms of Vt, SS, DIBL, Ron, gm and Ion, all as a function of fin width. Significant
variability was observed in the electrical characteristics of nominally identical devices for both
samples, and therefore, in order to illustrate the overall trends in these metrics, comparison was
made using the ten devices of each fin width from each sample that exhibited the highest Ion
values, with Ion measured at Vg = 0.5 V from Ioff = 100 nA/µm with Vd = 0.5 V. The following
plots the mean value from each group of ten devices for each metric. The error bars shown
correspond to one standard deviation.
Threshold Voltage (Vt)
Figure 4.18 illustrates the trend in Vt, which was extracted at a fixed current of Id= 500 nA/µm
with Vd = 50 mV. For both samples, the overall trend is an increasing Vt with decreasing fin
width. This is expected due to the quantum confinement effects discussed in the previous section
requiring an increasingly positive gate voltage to accumulate the same charge for decreasing fin
widths [56]. The negative shift in Vt for sample DE has been observed previously with etched
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vertical InGaAs nanowires and is attributed to the removal of positive ions incorporated in the
InGaAs sidewalls during the dry etch process [30].
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Figure 4.18: Comparison of the threshold voltage (Vt) as a function of fin width, as extracted at
fixed Id = 500 nA/µm and Vd = 50 mV, with and without digital etching (DE).
Subthreshold Swing (SS) and Drain Induced Barrier Lowering (DIBL)
Figure 4.19 shows the minimum SS, extracted at Vd=50 mV, as a function of fin width for both
samples. Given the noise in the transfer characteristics, SS was calculated over a large DVg
increment of 0.1 V, which corresponds to 20 data points. The quoted minimum value for each
device corresponds to the single steepest point over any DVg, which is commonly how SS is
reported in the literature. As expected, the minimum SS reduces with the reducing fin width as
a consequence of 2-dimensional (2D) electrostatics [57].
Fig. 4.20 compares the impact of fin geometry on DIBL. For both samples, the minimum mea-
sured DIBL decreases with reducing fin width, which is expected due the increased capacitive
coupling between the gate and channel for narrower fins [54]. The mean value of DIBL for all fin
widths however is larger than expected given the scaled channel geometries and comparatively
long gate length. Furthermore, the effects of significant DIBL were not evident in the output
characteristics of any device, which would cause a high output conductance. It is suspected that
the measured shift in Vt is not due to the encroachment of the electric field from drain to source
- DIBL - but rather another mechanism, such as charging of the oxide between voltage sweeps.
Further investigation is required, however.
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Figure 4.19: Comparison of the extracted minimum subthreshold swing (SS) as a function of fin
width, with and without digital etching (DE). SS was calculated of a large gate voltage increment
of 0.1 V in order to minimise the error due to noise.
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Figure 4.20: Comparison of the extracted minimum drain induced barrier lowering (DIBL) as a
function of fin width, with and without digital etching (DE).
On-resistance (Ron)
The on-resistance of the devices, Ron, plotted in Fig. 4.21, was comparable to other devices of
similar geometries reported in the literature [58]. Commonly, the contributions to Ron from the
channel and contacts, Rch and Rsd respectively, where Ron=Rch+Rsd, are calculated by measuring
Ron of devices with different gate lengths (nominally identical otherwise) and extrapolating the
data to zero Lg to yield Rch [59]. This approach was not possible with this dataset, however,
given the fixed gate length of all devices. Alternatively, Rch and Rsd can be extracted through the
analysis of Id-Vd measurements of a single device [60]. This approach requires the comparisons
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of drain currents at closely separated drain voltages (DVd⇠ 10 mV) in the linear regime, however,
and produced nonsensical results given the noise present in these devices.
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Figure 4.21: Comparison of the extracted on-resistance (Ron) as a function of fin width, with
and without digital etching (DE).
Transconductance (gm) and On-current (Ion)
The transconductance was found to degrade with fin width, as shown in Fig. 4.22, which plots
the maximum transconductance at Vd=0.5 V. This is expected due to mobility degradation as
carries are pushed towards the surface of the fin and the surface roughness scattering component
increases [54]. Digital etching improves the mean value of gm by a factor of ⇠ 3.6 and ⇠8.3 for
fins which are approximately 10 and 15 nm wide respectively.
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Figure 4.22: Comparison of the extracted maximum transconductance (gm), extracted at
Vd=0.5 V, as a function of fin width, with and without digital etching (DE).
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Fig. 4.23 shows Ion as a function of fin width, taken at a gate overdrive of 0.5 V from Ioff=100 nA/µm.
The on-current was found to increase with reducing fin width, despite the degradation in gm,
which is a consequence of the superior off-state performance of the narrower devices. Digital
etching improves the mean value of Ion for devices which are approximately 10 nm wide by a
factor of ⇠4.6.
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Figure 4.23: Comparison of on-current (Ion) as a function of fin width, with and without digital
etching (DE). On-current was extracted at a gate overdrive of 0.5 V from Ioff=100 nA/µm at
Vd=0.5 V.
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4.6.3 Benchmarking Performance
Figure 4.24 shows the Id-Vg data, in addition to gm,sat(Vg), for the device which exhibited the
single highest Ion value; a 10 nm device from sample DE. This devices exhibits excellent elec-
trostatic integrity, with a DIBL of 54.4 mV/V and minimum SS values at Vd = 50 mV and 0.5 V
of 73 mV/Dec. and 91.1 mV/Dec. respectively. A maximum gm,sat of 387.7 µS/µm was mea-
sured which, combined with the excellent off-state performance, yields an Ion of 80.51 µA/µm.
It should be noted that there will be a non-negligible error in Ion due to the difficulty in discern-
ing the correct length of the gated perimeter, Lperim, from the TEM image shown in Fig. 4.15(a).
Error in Lperim results in error in the gate voltage corresponding to Ioff, the magnitude of which is
dependant on the local SS at that point. This error propagates to the gate voltage corresponding
to Ion, and the magnitude of the total error in Ion is dependant on the local gm at this point. For
benchmarking Ion, an error of ±25% was assumed in Lperim, and values for upper and lower
bounds of Ion calculated accordingly. Fig. 4.25(a) shows Ion plotted against the state of the art
III-V junctionless devices as a function of gate length, with the channel doping concentration
of each device also shown. The on-current of the device fabricated in this work is shown to be
competitive with the state of the art at this gate length, when normalised in this manner. The
advantage of employing high aspect ratio fins is explicit, however, when Ion is normalised to fin
width, Wfin. Commonly in the literature, Ion perWfin is calculated subsequent to Ion per Lperim,
by multiplying by Lperim/Wfin [22]. Fig. 4.25(b) re-plots all non-planar devices published with
their Ion per Lperim values re-normalised toWfin in this manner. It should be noted that this over-
estimates Ion, as Ioff is not correctly normalised to Wfin, however this was done for simplicity
given that the raw electrical data for published devices was not available. The data point plotted
for the device fabricated in this work was correctly normalised to Wfin by also re-normalising
its Ioff value. Despite this overestimation of the performance of devices in the literature, the
device fabricated in this work exhibits the highest Ion perWfin of any III-V junctionless device
demonstrated thus far, with a value of 371.8 µA/µm.
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Figure 4.24: Measured transfer characteristics (Id-Vg) and transconductance (gm,sat) in saturation
(Vd=0.5 V) as a function of gate voltage for the 10 nm, digitally etched (DE), device with the
highest Ion value.
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Figure 4.25: Comparison of the on-current (Ion) achieved in this work to the state of the art III-V
junctionless devices reported in the literature, with current normalised by (a) gated perimeter
and (b) surface width.
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4.7 Device Variability
Given the relatively small number of devices for comparison, it is not possible to discern mean-
ingful statistical data from the distribution of metrics and compare them to variability studies
which discern the expected distribution due to line edge roughness [12] and RDF [13], for ex-
ample. The following, however, suggests a variety of sources of variability and discusses how
they would fundamentally be expected to impact upon device performance.
Contamination from the Digital Etch Process
Throughout the development of the digital etch process, a large degree of contamination was
observed on the sample surface subsequent to wet etching, an example of which is shown in
Fig. 4.26. Efforts were made to identify the source of this contamination, however, it was found
that its extent was largely variable form sample to sample, and on occasion was not present at
all, making its origin difficult to identify. During the etch process, appropriate glassware (glass
beakers) and tweezers (PTFE) were used given the etchant and this is not thought a possible
source. It is suspected that it may originate with the exposed InAlAs surface, which is highly
reactive and oxides readily in air. Further investigation is required to remove this contamination
from the process, which would likely improve both the device yield and variability: any residual
contaminant in the gated or contact region of a device would significantly effect the electrical
properties of the gate stack contact resistance respectively.
120 µm
Exposed InAlAs
Etched InGaAs fins
Contamination
50 nm
InAlAs
InGaAs
Figure 4.26: Contamination present on the sample surface post digital etch.
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Variability in the Etch Mask Definition and Dry Etch Process
Given the observed differences between the fin geometry of a completed device (shown in
Fig. 4.15) and that of the etched fins inspected during the process development (shown in
Fig. 4.14), there is clearly a degree of variability in the etch process. Without further TEM
images of other completed devices, it is not clear whether it is to be expected that there is sig-
nificant variability across individual samples, or whether the process is variable from sample
to sample. Even with a more robust etch process, there would be some degree of variability in
the etch masks themselves in terms of feature size and LER. The extracted device metrics are
extremely sensitive to any geometric variability as this effects both on and off-state performance
due to the impact on electrostatics and mobility. Furthermore, any variability in the true Lperim
of a device impacts the extracted Ion value, as discussed in the previous section.
Material Composition
A further source of variability could stem from the use of a ternary compound as the channel
material as opposed to a binary. When forming narrow fins of a ternary channel material by
dry etching, the precise composition of the remaining channel material will likely differ from
device to device, and also along the length of the channel. As a consequence, barriers will be
introduced into the channel as a result of the locally varying electronic band structures which
will degrade the transport properties.
Random Dopant Fluctuations
Variations in the local concentration of dopant elements - RDF - induce variability in device
performance, predominantly in terms ofVt [61]. The impact of RDF is exacerbated for extremely
scaled devices as there a fewer dopant elements in the channel, and therefore, individual dopant
elements induce a large percentage change [61].
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4.8 Chapter Summary and Future Work
4.8.1 Summary
This chapter presented the design, fabrication, measurement and analysis of high aspect ratio,
top-down, InGaAs junctionless FinFETs with fin top widths scaled to less than 10 nm. To enable
the fabrication of these devices, a highly anisotropic, low damage, ICP-RIE etch process was
developed. The etch process utilised Cl2/CH4/H2/O2 etch chemistry and yielded highly vertical
sidewalls (⇠86  to the sample surface) despite inducing a low DC bias (111 V). It is proposed
that the mechanism of anisotropy is predominantly due to isotropic chemical etching due to the
dense Cl2 and CH4/H2 plasma, which is counterbalanced by surface passivation due to organic
polymer deposited by the CH4/H2 plasma. The physical sputtering component is not thought to
play a dominant role.
Devices were fabricated and the impact of fin width and digital etching was assessed on single fin
FinFETs, which had a fixed Lg of 200 nm. The fins fabricated were nominally 10 nm, 15 nm and
20 nmwide. As expected, the incorporation of digital etching was found to effectively reduce dry
etch induced damage and yielded devices with superior performance compared to those which
were not digital etched, in all quantified metrics. The maximum transconductance degraded with
decreasing fin width, however, the improvement gained in SS for narrower devices outweighed
this degradation, and the 10 nm, digitally etched, FinFETs demonstrated the highest Ion of all
devices. The single best performing 10 nm device (in terms of Ion) exhibited an extremely low
minimum SS of 73 mV/Dec., a competitive gm,sat of 387.7 µS/µ , and value of Ion normalised to
the gated perimeter of 80.51 µA/µm.
With Ion normalised in the manner above, the on-state performance of the optimal device was
competitive with the state of the art at equivalent gate lengths. When Ion of the same device is
re-normalised by fin base width, which pertains to the current per chip area, it exhibits an on-
current value of 371.8 µA/µm, which is the highest Ion per fin width of any III-V junctionless
device published to date.
4.8.2 Future Work
Given the target application of low power digital logic, the primary focus of future work should
be the scaling of Lg to lengths comparable to current state of the art Si CMOS in order to assess
the performance and viability of this technology at the device geometries required for imple-
mentation. Secondary to this, should be to target a fully Si CMOS compatible process flow for
the reasons discussed at length throughout Chapters 1 and 2. The following elaborates on both
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points, discussing a proposed fabrication process flow that could facilitate these investigations
and detailing any work done thus far pertaining to these issues.
Scaled Future Device Generations
Scaling Lg with the existing process flow is problematic: as the S/D regions are patterned using
a negative tone resist, the minimum gap length that can be patterned between S/D regions in
one lithographic layer is limited by proximity exposure. It would be possible to pattern source
and drain regions in separate lithographic layers, however, this limits the gap spacing to 2 ⇥ the
alignment accuracy of the EBL tool, which in the case of the Vb6, equates to a minimum gap
of ⇠40 nm. Further, this would likely induce more variability into the process. A self aligned
solution would be far preferable. A proposed solution to this is to utilise a combination of posi-
tive tone and negative tone resists to pattern the etch mask for S/D and fin regions respectively,
as shown in Fig. 4.27. With the fin(s) patterned initially in HSQ as per the existing process, the
S/D regions could be patterned subsequently in PMMA which would only require exposure of
the resist around the border of the device, and in a region overlapping the fins to determine Lg.
Using this process, the gate length could be precisely controlled by varying the line width of a
single pixel PMMA line, which is capable of a minimum feature size of ⇠ 10 nm. In practice,
10 nm would likely not be achievable, as the etch resistance of PMMA is poor in comparison
to HSQ and thus a significantly thicker layer would be required, which limits the resolution of
the CD. It is suggested, however, that this process would enable the realisation of substantially
shorter gate lengths than the existing process, with little added complexity.
1.Fin Patterning by EBL
 using HSQ
2. S/D Patterning by EBL
 using PMMA
InP
InAlAs
HSQ
InGaAs
A A’
B
B’
A A’B B’
InP
InAlAs
PMMA
InGaAs
Patterned Regions
Figure 4.27: Proposed fabrication process flow to from the etch mask for source/drain and fin
regions of the device with scaled gate lengths. This could be achieved by using a positive tone
resist (PMMA) to from the S/D regions as opposed to a negative tone (HSQ) and therefore
removing the limiting factor of proximity exposure.
Additional recommendations for future device generations include:
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• Multiple Fins. Multiple fins in parallel will be required in order to meet the drive current
demands of logic circuits. To this end, future devices should include multiple fins with a
scaled fin to fin pitch in order to maximise the current per chip surface width.
• Self-Aligned S/D Contacts. Lithographically aligned S/D contacts were used in the first
generation of these devices in the interest of process simplicity. Future generations should
incorporate self-aligned contacts in order to minimise the access resistance to the chan-
nel. There a variety of possible contact technologies and spacer processes that could be
implemented to achieve this, such as: annealed Ni-InGaAs contacts with the removal of
unreacted Ni in HCl [25]; non-annealed Mo contacts [62]; and self-aligned SiN spac-
ers [63].
• Scaled Metal Gate Length. As with the use of lithographically aligned contacts, lift-off
was used to deposit the gate metal in the interest of processing simplicity. Future devices
should implement a subtractive process to from the gate; where a blanket layer of metal is
deposited on the sample and selected regions are subsequently etched. This would allow
the overlap between the gate contact and S/D regions to be minimised, even in the case of
an extremely scaled Lg. It is not thought that the large overlapped regions in the existing
devices significantly impacts device performance, as the gate cannot fully depleted regions
of the device other than the fin. It is possible, however, that the overlapped regions aid the
low off-current exhibited by existing devices, and it is important, therefore, that devices
which more closely resemble those used in VLSI, with minimal overlap regions in order
to minimise the device footprint, be investigated. An etch process previously developed
within the group by Dr Menglin Cao for dry etching Mo selectively to Al2O3 could be
used for this purpose [64]. Furthermore, the use of a such process as opposed to lift-off
pertains to Si CMOS compatibility.
• Lateral Gate All Around Nanowires. Lateral nanowires could be formed by selectively
wet etching the InAlAs buffer prior to the formation of the stack. This would improve the
electrostatic integrity of the device, which may be required in order to minimise SCEs at
more scaled gate lengths.
• Doping Concentration.. Increasing the doping concentration can increase the current of
a junctionless device and reduce contact resistance, however, it also degrades the elec-
tron transport properties due to increased scattering, and requires more confined channel
geometries such that the devices can be full depleted in order to turn off, which in turn
may further degrade the transport properties due to mobility degradation. Various dop-
ing concentrations should be investigated to find the optimal trade off between the above
parameters.
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A Fully Si CMOS Compatible Process
With regards to to yielding a fully Si CMOS compatible junctionless process, InGaAs XOI
wafers have been grown by Dr Lukas Czornomaz in IBM Zurich as part of the Compose3 col-
laboration between, among others, IBM and the University of Glasgow. The wafers were formed
by DWB and have the same layer structure as per Ref. [65]. Two wafers were grown with doping
concentrations of 6⇥10 cm 3 and 1⇥10 cm 3. The existing process is compatible with these
new wafers and the addition of a substractive metal gate process, as discussed above, would
yield a fully Si CMOS compatible process.
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Chapter 5
Results II - In-situ H2 Plasma Surface
Cleaning of InGaSb
5.1 Background
The excellent performance demonstrated by scaled, III-V, n-type MOSFETs has thus far re-
mained elusive for equivalent complementary devices. To date, Ge remains the most techno-
logically mature, high mobility candidate to replace Si PMOS, however, conversely, Ge NMOS
exhibits poor drive currents and low mobility. This has prompted research into hybrid CMOS
technologies which combine III-V NMOS devices with Si/Ge PMOS. Such devices require com-
plex fabrication processes, however, in order to co-integrate the different material systems onto
a common substrate, and to concurrently fabricate CMOS devices where each device polarity
requires the formation of different gate stacks, utilising different surface cleaning processes with
different thermal budgets.
Unlike III-V aresenide compounds, antimonides exhibit excellent transport properties for both
electrons and holes, with InSb and GaSb having bulk electron/hole mobilities of 77,000 [1]/
1,000 cm2V 1s 1 [2] respectively, as summarised in Fig. 5.1. InxGa1 xSb ternary compounds
have been shown to offer the combined optimal performance for electrons and holes in the
same material: the incorporation of In maintains excellent electron transport [3] while room
temperature hole mobilities as high as 1,500 cm2 V 1 s 1 have been demonstrated in strained
p-In0.4Ga0.6Sb quantum wells [4]. As such, CMOS devices which have a common channel ma-
terial of InxGa1 xSb have the potential to not only outperform Si CMOS, but to do so while
having greatly reduced fabrication complexity in comparison to hybrid technologies, specifi-
cally if a common gate stack was applicable to both device polarities. Of course, identifying a
material with high bulk mobilities for both electrons and holes does not necessarily translate to
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the fabrication of high performance complementary devices, as evidenced by Ge, whose poor
NMOS performance is predominantly attributed to gate stack non-idealities, such as high Dit
near the conduction band edge, among others. A critical enabling technology therefore in order
to full exploit the bulk transport properties of the InxGa1 xSb material system, is the ability to
form a low Dit, high-k, unpinned dielectric interface.
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Figure 5.1: Bulk electron/hole mobility plotted against bandgap energy for Si, Ge, and a variety
of III-V compounds.
5.1.1 Antimonide Surface pre-treatments on GaSb and InSb
To date, all InGaSb devices demonstrated utilise buried channels [3, 5–13] which fundamentally
limits the scaling potential due to gating through a capping layer; being able gate the InGaSb
channel directly would circumvent this limitation. Systematic studies on improving the electrical
properties of the dielectric interface to antimonides have been limited to GaSb [8–10, 12, 14–22]
and InSb only [23–30], however. For the former, ex-situ hydrochloric acid (HCl) [8–10, 13, 16]
and ammonium sulfide (NH4)2S [14, 17, 18] surface treatments, as well as in-situ H2 plasma
exposure [19–22] have yielded promising results.
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5.2 Chapter Outline
This chapter presents the results of the first investigation into the impact of in-situ H2 plasma
exposure on the electrical properties of the In0.3Ga0.7Sb-Al2O3 interface. The epitaxial layer
structures of the samples used throughout these experiments are detailed in Section 5.3. The
parameter space was initially explored in terms of varying H2 plasma power; a set of exper-
iments deemed the ‘Power Series’. This is detailed in Section 5.4, which further includes an
assessment of the impact of both in-situ TMA pre-cleaning and a post gate metal FGA, as well
as chemical analysis of the dielectric interfaces of selected samples via energy dispersive X-ray
spectroscopy (EDX) and X-ray photoelectron spectroscopy (XPS) measurements. Given the
well documented difficulties in correctly extracting quantitative metrics for interfaces to nar-
row band gap materials [31, 32], the impact of the various surface treatments on the electrical
properties of the interfaces were assessed qualitatively using multifrequency CV measurements
following the fabrication of MOSCAPs. These measurements were taken both at room tem-
perature and at 30 K, and were characterised in terms of the following metrics: capacitance
modulation, Cmod [19], stretch out [33], and frequency dispersion in accumulation [34], which
pertain to freedom of Fermi level (EF) movement [35], magnitude of Dit [33], and magnitude
of NBT [34] respectively. The optimal process in terms of these metrics was subsequently em-
ployed for the investigation into H2 plasma exposure time, deemed the ‘Time Series’, which is
discussed in Section 5.5. Samples which were subjected to the optimal process overall in terms
of the above metrics latterly underwent a more comprehensive analysis, including the use of a
novel impedance spectroscopy method which has been demonstrated to discern genuine surface
inversion from false inversion due to Dit [36], as well as the extraction of the activation energy
of minority carriers at gate biases corresponding nominally to inversion, both of which are also
presented in Section 5.5. Sections 5.6-5.9 present the simulation of the InGaSb-Al2O3 inter-
face via an equivalent circuit model which has been previously utilised to quantitatively assess
dielectric interfaces to InGaAs and InAs [37, 38]. This the most robust method known for ex-
tracting Dit, NBT, and the gate voltage-surface potential relationship (Vg-ys) for narrowband gap
MOS systems.
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5.3 Material Growth and Characterisation
In0.3Ga0.7Sb epitaxial layers were grown by MBE on GaAs (100) substrates. An InSb mole
fraction of 30 % was chosen as simulations have shown mole fractions between 20-40 % to of-
fer the maximum drive current for n-type devices [3]: increasing the In concentration increases
vinj and decreases the DOS, and mole fractions between 20-40 % yield the optimal trade off
between these two parameters [3]. The complete layer structure of the wafer used for the Power
Series is shown in Fig. 5.2 (a) and comprised: a SI GaAs (100) substrate; 250 nm GaAs re-
growth and a 200 nm GaSb relaxed buffer layer, both of which were unintentionally doped; a
3 µm In0.3Ga0.7Sb buffer layer, uniformly doped at a nominal value of 1⇥1018 cm 3; and a 500
nm In0.3Ga0.7Sb capacitor layer, uniformly doped at a nominal value of 2⇥ 1017 cm 3. Both
p and n-type variants were grown, for which beryllium and tellurium were the dopant elements
respectively. A SI substrate was used due to availability at the time of growth, and consequently
required the formation of a top ohmic contact for MOSCAP fabrication, as discussed in Sec-
tion 5.4.2. The wafer used for the Time Series was grown subsequently and employed a doped
substrate and doped buffer layers to facilitate simpler MOSCAP fabrication via a back ohmic
contact. For these samples, the In0.3Ga0.7Sb capacitor layer had a nominal doping concentration
of 1⇥1017 cm 3.
200 nm, N.I.D GaSb
250 nm, N.I.D GaAs
S.I. (100) GaAs 
Capacitor Layer
Relaxed Buffer
Substrate
Re-growth
500 nm  p/n-In0.3Ga0.7Sb  ( 2x1017 cm-3)
3 µm  p/n-In0.3Ga0.7Sb  (1x1018 cm-3)
500 nm  p/n-In0.3Ga0.7Sb  ( 1x1017 cm-3)
3 µm  p/n-In0.3Ga0.7Sb  (1x1018 cm-3)
250 nm  p/n-GaAs  (1x1018 cm-3)
p+/n+ (100) GaAs ( > 5x1018 cm-3)
200 nm  p/n-GaSb  (1x1018 cm-3)
(a) (b)
Figure 5.2: Schematic diagram of the epitaxial layer structures grown by molecular beam epi-
taxy (MBE) for the investigation into the effect of (a) plasma power and (b) exposure time. The
wafer shown in (a) employed a semi-insulating substrate due to availability at the time of growth.
The wafer in (b), which was grown subsequently to (a), utilised a doped substrate with doped
buffer layers to facilitate a simpler metal oxide semiconductor capacitor fabrication process, as
discussed in Section 5.5.
AFM measurements of the surface of the various grown wafers, taken using a Bruker Icon
AFM in tapping mode and shown in Fig. 5.3(a-c) for the n-type Time Series wafer, reveal the
surface to comprise mounds which are on the order of ⇠ 6 µm in length and width, 15-25 nm
in height, and at an approximate area density of 12.5⇥106 cm 2. These are thought to originate
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Figure 5.3: (a-c) Atomic force microscopy (AFM) scans of the surface of the n-type Time Series
wafer illustrating large mounds (a,b) thought to originate from dislocations between epitaxial
layers. The small area scan shown in (c) illustrates the exceptionally smooth surface of these
mounds, with rq measured as 0.23 nm. The surfaces of all other wafers grown were equivalent.
(d) Photoluminescence measurements of p and n-type samples from the Power Series wafers
showing their band gap to be ⇠490 meV.
from dislocations formed at the interfaces between the various heterolayers and are commonly
observed on MBE grown antimonide surfaces. Smaller area scans show the surface of these
mounds to be incredibly smooth however, with mono layer step edges visible in (c) and an rq of
0.23 nm measured over an area of 100 nm⇥100 nm (shown inset).
The band gap of the samples was measured by Dr Ross Millar using photoluminescence (PL)
measurements taken using a diode pumped solid state laser emitting at 532 nm wavelength.
Sample emission was collected by gold parabolic mirrors and coupled into a Bruker Vertex
70 Fourier-transform infrared spectroscopy (FTIR) system with a liquid nitrogen cooled InSb
detector. The pump is rejected by a 1.65 µm long-pass filter. In order to remove the contribution
of ambient blackbody radiation from the room, the tool was operated in ’step-scan’ mode. For
this measurement, the pump is modulated by an optical chopper, and the detector output is
passed through a lock-in amplifier, which discerns signals at the chopper frequency, therefore
removing the ambient radiation from the measurement. For both p and n-type samples, the band
gap was measured as ⇠490 meV, which corresponds an InSb mole fraction of ⇠0.275.
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5.4 Power Series
5.4.1 Parameter Space
The experimental matrix for the Power Series is summarised in Fig. 5.4. Prior to plasma expo-
sure, all samples were subjected to an ex-situ HCl surface clean and subsequently loaded into
a central vacuum load lock, which is part of a clustered ICP-RIE and ALD tool. The samples
were transferred to the load lock in less than 1 minute. Samples were exposed to the H2 plasma
in the ICP-RIE chamber with the following fixed parameters: H2:Ar (1:7) plasma chemistry,
90 mT chamber pressure, 30 minute exposure time, 150  C platen temperature, and 2 W platen
power. The exposure time and temperature were based on promising results on GaSb [19]. The
platen power was fixed at 2 W to minimise the DC self bias and thus minimise any damage to
the semiconductor surface due to sputtering. Six ICP powers were investigated: 150, 250, 500,
1000, 1500 and 2000 W. Additionally a control sample, subsequently referred to as 0 W, was
included which had no plasma exposure. Following H2 plasma treatment, samples were trans-
ferred, under vacuum, to the ALD chamber where Al2O3 was deposited via a thermal process at
200 C, comprising 80 alternating cycles of TMA and water (H2O) exposure. Further samples
were processed with identical parameters but for the inclusion of in-situ TMA exposure in the
ALD chamber immediately prior to Al2O3 deposition, which has demonstrated the reduction of
native oxides or ‘self-cleaning’ on GaSb [20] and other III-Vs [39–41].
Ex-situ Surface
 Clean
Chemistry: HCl:H2O (1:2)
Time(mm:ss): 03:00
IPA rinse 
In-situ H2 Plasma 
Treatment
Chemistry: H2/Ar (14:/100)
Platen Power (W): 2
ICP Power (W): 0, 150, 250, 
500,1000, 1500, 2000
Temp. (°C): 150
Time (mm:ss): 30:00
Pressure (mT): 90
Thermal 
ALD Al2O3
Precursors: TMA / H2O
Cycle Time (ms): 20 / 150
No. of Cycles: 80
Temperature (°C): 200 
Nominal Thickness (nm): 8
TMA / Ar purge
Cycle Time (ms): 20/3000
No. of Cycles: 30
Temperature (°C): 200 
TMA Pre-Clean
Figure 5.4: Experimental matrix for samples processed as part of the Power Series. The parame-
ters which were varied are highlighted in red. A total of 14 samples were processed correspond-
ing to the 7 ICP powers highlighted, processed with and without TMA pre-cleaning.
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5.4.2 MOSCAP Fabrication
MOSCAPs for the Power Series were fabricated as per the process flow shown in Fig. 5.5.
The gate metal (20 nm Pt/ 200 nm Au) was deposited by ebeam evaporation through a shadow
mask. Top ohmic contacts were patterned using photolithography and the exposed Al2O3 in
these regions was selectively dry etched using silicon tetrachloride SiCl4 chemistry. The con-
tact metal was subsequently deposited using ebeam evaporation and lift-off. The contact stack
comprised Ti/Pt/Au (30 nm/50 nm/100 nm). Full details of this fabrication process are given in
Appendix B.
Pt/Au (20 nm / 200 nm) gate metal
deposition via ebeam evaoouration 
through a shaddow 
mask.
Ohmic contact patterning using S18-
18 resist and photolithography.
Al2O3 removal using RIE with SF6
chemistry.
Ti/Pt/Au (20/30/100 nm) deposition 
by ebeam evapouration
Metal lift off in SVC 14
A
A’
Pt
Au
Ti
Substrate and Buffer
 Layers
C
ox
CS
A A’
Pt
Au
Pt
Au
TiAl2O3
InGaSb
Top
ContactGate
(a) (b)
(c)
Figure 5.5: (a) Process flow used to fabricate metal oxide semiconductor capacitors (MOSCAPs)
as part of the Power Series, which implement a top ohmic contact. (b) Plan view optical micro-
scope image of a completed MOSCAP fabricated using the process flow in (a). (c) Schematic of
the cross section of the MOSCAP structure shown in (b), illustrating the associated capacitances.
5.4.3 Electrical Characterisation
The impact of plasma power on the electrical properties of the interface was initially assessed,
with and without a 15 minute FGA at 350 C, using room temperature, multifrequency, CV mea-
surements, over a frequency range of 1 KHz to 1 MHz in a dark environment. It should be noted
that a FGA would not normally be included in a device fabrication process post the formation of
the ohmic contacts, due to the resulting degradation in contact resistance. This was deemed the
most efficient methodology however to narrow a wide parameter space for subsequent investi-
gation. As discussed in Section 5.2, the results were characterised qualitatively in terms of the
following metrics: defined as Cmod = [(Cmax,HF - Cmin,HF)/Cmax,HF] ⇥100 %; stretch out, quan-
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tified by the maximise rate of change of capacitance with gate voltage, [ dCdVg ]max; and frequency
dispersion in accumulation, measured as the percentage change in accumulation capacitance per
decade of frequency, CLF,a - CHF,a)/(CLF,a) ⇥100%/N, where CLF,a is the low frequency accu-
mulation capacitance, CHF,a the high frequency accumulation capacitance, and N the number of
decades between the high and low frequencies used.
Qualitative Metrics
No capacitance modulation was observed for samples which were exposed to ICP powers in ex-
cess of 250 W, for which high leakage current densities on the order of 10 A/cm2 were measured
(not shown). Fig. 5.6 shows the room temperature CV measurements for p-type samples, pro-
cessed with and without in-situ TMA pre-cleaning. For clarity, the following naming convention
is adopted: samples which have been processed without in-situ TMA pre-cleaning are referred to
as ‘H2’, whereas samples that have been subjected to TMA exposure prior to ALD are referred
to as ‘H2+TMA’. Additionally, the plasma power is incorporated such that the sample processed
with TMA self cleaning and a 150 W H2 plasma power is deemed the ‘150W-H2+TMA’ sam-
ple.
Prior to FGA, Cmod was found to degrade with H2 plasma exposure, and decrease with in-
creasing ICP power. The other metrics showed differing trends. H2+TMA samples exhibited
a degraded Cmod and stretch out in comparison to the equivalently processed H2 samples. On
visual inspection of the CV measurements shown in Fig. 5.6, H2+TMA samples appear to ex-
hibit substantially increased frequency dispersion in accumulation compared to H2, however,
this is somewhat misleading. It was found that the series resistance, Rs, varied significantly de-
pending on the inclusion of in-situ TMA pre-cleaning, which must terminate the semiconductor
surface such that it increases the resistance of the metal-semicondcutor junction. The higher
Rs of the H2+TMA samples dominates the dispersion at frequencies more than ⇠100 KHz, as
evidenced by the heavily non-linear relationship between the measured capacitance and log fre-
quency shown in Fig. 5.7. In order to correctly discern the qualitative impact of the various
surface treatments on the oxide properties, the measured capacitances, Cm, were corrected for
Rs using Eqn. 5.1.
Cc =
(G2m+wC2m)Cm
[Gm  (G2m+w2C2m)Rs]2+w2+C2m
(5.1)
where w is the angular frequency of the AC gate voltage, Gm the measured conductance and Rs
was extracted in accumulation using:
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Rs =
Gm,a
G2m,a+w2C2m,a
(5.2)
Following this procedure, frequency dispersion was extracted over a range of 1 kHz-100 kHz,
which negated the effect of parasitic series inductance, Ls, which causes Cm to increase at high
frequency frequency. With these considerations, the frequency dispersion of H2+TMA samples
was in fact marginally lower than for H2 samples processed with the same plasma power (other
than the 0 W controls), as illustrated in Fig. 5.7 for 250 W samples.
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Figure 5.6: Room temperature CV measurements over a frequency range of 1 KHz to 1 MHz
for p-type samples, processed with and without in-situ TMA pre-cleaning, pre FGA, exposed to
H2 plasma powers of (a,d) 0 W, (b,e) 150 W, and (c,f) 250 W.
Fig 5.8 shows the RT CV measurements for the p-type samples shown in Fig.5.6, processed
with a FGA, and Fig 5.9 summarises the qualitative metrics for all p-type samples discussed
thus far. The 250W-H2 sample is not included as all devices had failed post the initial, pre FGA
measurements. It was commonplace throughout these measurements that working capacitors
would have initially low leakage currents, but fail during measurement, with the leakage current
permantly increasing to compliance (50 mA). The combination of in-situ TMA cleaning, H2
plasma exposure and FGA yield significantly improved metrics over the control, with the 150 W
plasma treatment giving both the highestCmod and lowest stretch out. For this sample, the FGA
increases Cmod and [dC/dV ]max by 122 % and 176 % respectively. Interestingly, post FGA, Rs
increased for H2 samples, whereas it decreased for H2+TMA. These results clearly demonstrate
the improvement to the electrical properties the In0.3Ga0.7Sb-Al2O3 interface via in-situ H2
plasma exposure in conjunction with TMA pre-cleaing; the mechanism of which appears to be
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Figure 5.8: Room temperature CV measurements over a frequency range of 1 KHz to 1 MHz
for p-type samples, processed with and without in-situ TMA pre-cleaning, post FGA, exposed
to H2 plasma powers of (a,d) 0 W, (b,e) 150 W, and (c,f) 250 W.
Fig. 5.10 shows the room temperature CVs for the n-type H2+TMA samples pre and post FGA,
exposed to plasma powers of 0, 150, and 250 W, with the corresponding qualitative metrics
shown in Fig. 5.11. As with the p-type samples, the 150W-H2+TMA n-type sample, post FGA,
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exhibited the highest Cmod. Of all n-type samples post FGA, the 150W-H2+TMA process also
yielded the lowest frequency dispersion and stretch out.
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Figure 5.10: Room temperature CV measurements over a frequency range of 1 KHz to 1 MHz
for n-type samples, processed with in-situ TMA pre-cleaning, pre and post FGA, exposed to H2
plasma powers of 0 W, 150 W, and 250 W.
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Discussion of Fermi Level Pinning and Genuine Inversion
Given the nominal doping concentration, the theoretical minimum capacitance for the Power
Series samples,Cmin,T , was calculated as follows:
• The maximum depletion width, WD,max,was calculated using Eqn. 5.3, where eInGaSb is
the permittivity of InGaSb, k is Boltzmann’s constant, T absolute temperature, q the ele-
mentary charge, ni the intrinsic carrier concentration, and ND/A the nominal doping con-
centration, equal to either NA or ND for p and n-type samples respectively.
WD,max =
s
4eInGaSbkTln(ND/A/ni)
q2ND/A
(5.3)
• The corresponding minimum depletion capacitance,CD,min, was calculated asCD,min=eInGaSb/
WD,max.
• The theoretical minimum total capacitance,Cmin,T, was then calculated as the series com-
bination of the oxide capacitance,Cox, andCD,min:
Cmin,T =
CoxCD,min
Cox+CD,min
(5.4)
Estimating Cox as the maximum measured capacitance in accumulation gives a theoretical min-
imum capacitance of ⇠ 189 nF/cm2. The minimum capacitance of both p-type 150W/250W-
H2+TMA samples is more than double the theoretical value, and therefore, the Fermi level is
clearly pinned such that the surface cannot fully deplete. In contrast, the minimum measured ca-
pacitance of⇠ 230 nF/cm2 for 150 and 250 W n-type H2+TMA samples is only⇠ 30 % higher
than Cmin,T. Qualitatively, the flat capacitance responses for these samples at gate biases corre-
sponding nominally to inversion is indicative of a genuinely inverted surface. Fig. 5.11 shows
CV measurements for p and n-type 250W-H2+TMA samples taken at 30 K using a Lakeshore
cryogenics probe station and Keysight B1500 semiconductor parameter analyser. For the p-type
sample, the minimal flat band shift and marginal decreases in accumulation capacitance demon-
strate clearly that the Fermi level can indeed move freely into the valence band, and therefore,
suggests that the n-type sample is genuinely inverted. For the n-type sample, the large positive
flat band shift and increased frequency dispersion in accumulation indicate that the supposed
accumulation region observed at room temperature was in fact false accumulation, and that the
measured capacitance was due to high Dit. This is expected given the room temperature p-type
data showing the Fermi level of the interface resulting from the 250W-H2+TMA process to be
pinned somewhere above the valence band edge. The reduction of Cmin for the p-type sample
with reducing temperature is attributed to the freezing out of interface traps. The large disparity
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between Cmin at RT and at 30 K , which approaches Cmin,T at low temperature, suggests signif-
icant movement of the Fermi level away from the valence band edge. This is in stark contrast
to the p-type H2+TMA for example, shown in Fig. 5.11, which clearly has very limited Fermi
level movement.
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Figure 5.12: Capacitance-Voltage (CV) measurements at 30 K of (a) p and (b) n-type 250-W,
H2+TMA samples post FGA.
If the n-type 150W/250W H2+TMA samples are indeed genuinely inverted, their minimum
measured capacitance would correspond to a doping density of ND=⇠ 3.8⇥ 1017cm 3. This
margin of error from the nominal value is higher than would be expected from error in the MBE
process, which is commonly around ±50%. An explanation for this is discussed in detail in
Section 5.5.1, where it is conclusively shown that there is positive charge in the oxide which
inverts the surface surrounding the gate. This results in a mechanism which masks the true high
frequency response, and therefore, the true minimum capacitance corresponding to the actual
doping concentration is not observed. Further, the existence of an inversion layer beyond the
gate explains the persistence of the minority carrier response observed at low temperature in
Fig.5.11 (b): minority carriers can be supplied to the inversion layer by diffusion from the exter-
nally inverted surface, and therefore do not require thermal generation and are not suppressed at
low temperature.
To further validate the above, a novel impedance spectroscopy method was employed which has
been shown to discern genuine surface inversion from false inversion due to Dit on InGaAs [36].
The methodology, which was derived from physics based AC simulations, involves the analysis
of the frequency scaled conductance, Gm/w , and  wdC/dw as a function of frequency. The
criteria for genuine surface inversion is as follows: for a given sample, the peak magnitude
of both Gm/w and  wdC/dw are equal and occur at the same frequency, and that frequency
corresponds to the transition frequency, wm, where the capacitance in inversion is half way
between the maximum and minimum values, and the conductance in inversion is maximum. It
is found that when applying this analysis to the n-type 250W-H2+TMA sample, Gm/w , and
 wdC/dw are in phase and of the same magnitude, and the frequency of their peak magnitude
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correctly corresponds to the transition frequency, as highlighted in black in the CV (Fig. 5.10 (e)
and GV (f) responses, indicative of genuine surface inversion. Unsurprisingly this is not the case
for the p-type sample, which as expected is shown to be pinned.
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5.4.4 Chemical analysis
Bright field transmission electron microscope (TEM) images of the 0 W,150 W, and 250 W p-
type H2+TMA samples, post FGA, are shown in Fig.5.14 (a-c). The samples were prepared for
TEM imaging at Tyndall National institute using focussed ion beam (FIB) thinning on a FEI 200
Workstation. The image shown for the 0 W sample was taken at TNI using a JEOL 20000FX
microscope operated at 200 kV. The images of the 150W and 250W samples were taken at IBM
Zurich Research Laboratory using a a double spherical aberration corrected JEOL ARM200F
microscope also operated at 200 kV, which was further equipped with a liquid nitrogen free Si-
drift detector enabling energy dispersive X-Ray (EDX) analysis of the interfaces. The images
show the Al2O3 to be conformal and approximately 7-7.5 nm thick for all samples. The oxide
capacitance for 150 W and 250 W samples was extracted from simulation (full details of which
are discussed in Sections 5.6 to 5.8) as 0.8 µF/cm2, giving a relative permittivity for Al2O3 of
6.69. Qualitative EDX line scans of the interface of the 150 W sample, shown in Fig. 5.14 (d),
reveals the concentration of Al and O to vary throughout the thickness of the oxide, in addition to
a⇠ 1.4 nm thick region of intermixing of In,Ga and Sb with Al2O3, both of which would reduce
the effective permittivity of the gate stack from that of the textbook Al2O3 value of 9.
X-Ray photoelectron spectroscopy (XPS) measurements were performed at the University of
Liverpool to compare the chemical composition of the surface of the following samples:
• A virgin In0.3Ga0.7Sb surface exposed to air to elucidate the composition of the native
oxide formed.
• An HCl cleaned In0.3Ga0.7Sb surface, which was processed with the ex-situ parameters as
detailed in Fig. 5.4 and transferred to the XPS chamber within 1 minute.
• Sample 0W-H2+TMA post FGA., which provided information as to the impact of in-situ
TMA cleaning without preceeding H2 plasma exposure. In order measure the composition
of the InGaSb surface of this sample it was required to thin the oxide to approximately
4 nm using in-situ Ar sputtering. The Ar ion beam was operated at 500 eV and 10 µA
flux which yielded a sputtering rate of 0.032 nm/min. XPS measurements were taken
during the sputtering process which provided insight into the composition of the oxide
as a function of depth. These measurements utilised a shallow take off angle (30 ) to
maximise the sensitivity to the surface composition, and minimise measurement of the
bulk oxide.
• Sample 250W-H2+TMA post FGA, which facilitated the combined impact of cleaning
the sample surface with both in-situ H2 plasma and TMA to be quantified. As with the
0W-H2+TMA sample, this required the use of in-situ Ar sputtering, and incremental mea-
surements during the sputtering process were also recorded.
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Figure 5.14: (a-c) TEM images of the H2+TMA InGaSb-Al2O3 interface, treated with 0 W
(a), 150 W (b) and (c) 250 W plasma power, post FGA. Inset to (b): higher magnification
STEM image showing the existence of an interfacial layer approximately 1.4 nm thick. (d)
Qualitative EDX line scan over the region marked in green in (b), revealing the oxide to be
non-stoichiometric. Inset: High magnification EDX measurements over the interfacial region,
showing intermixing / elemental diffusion of In,Ga and Sb with the oxide
Unmonochromatised Al Ka (1486.6 eV) radiation was used as the photon source, which was
operated at a power of 144 W. The spectrometer used was a Scienta SES200 hemispherical
electron energy analyser which provided a resolution of 0.2 eV. The measured spectra were fitted
with Gaussian-Lorentzian line shapes subsequent to a Shirley-type background subtraction and
the binding energies were calibrating by setting the Au 4 f7/2 core level (CL) at 84 eV (present
due to the contacts on the sample).
For the native InGaSb surface, the XPS spectra shown in Fig. 5.15 shows the In 3d5/2 peak at
444.1 eV, which is in close agreement with reported values of 444.3 eV for InSb [42]. A further
peak is observed at 444.9 eV corresponding to the In-O bond, and can be attributed to In2O3
which has been shown to exist at approximately +0.9 eV from the In 3d5/2 peak [43, 44]. The
Ga 2p3/2 peak is evident at a BE of 1116.8 eV, in addition to a broad higher BE component at
1117.9 eV corresponding to the Ga-O bond. The energy range corresponding to the Sb 3d3/2
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core level spectra was measured to avoid the overlap of O 1s and Sb 3d5/2 peaks. The Sb 3d3/2
peak was observed at 537.13 eV (values previously reported of 537.17 eV for InSb [45]), as well
an associated oxide feature at an offset of +2.6 eV. Investigations into the oxide composition
of the native GaSb surface have reported an Sb-O peak with a chemical shift from the bulk
of ⇠3.0 eV, which has been shown to comprise Sb2O3 and Sb2O4 components at +2.5 and
+3.1 eV respectively [46].The oxide feature situated at +2.6eV from the Sb 3d3/2 line for the
native InGaSb surface therefore appears to correspond predominantly to an Sb2O3 sub oxide
phase.
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Figure 5.15: Deconvoluted XPS spectra of the In 3d5/2, Ga 2p3/2 and Sb 3d3/2 peaks for: a
native air exposed In0.3Ga0.7Sb surface, an HCl cleaned In0.3Ga0.7Sb surface, the 0W  H2+
TMA sample, and the 250W  H2+TMA.
Cleaning the surface with HCl reduces all In, Ga and Sb sub oxides, with Ga-O remaining the
most prominent. The Ga-O peak shifts by ⇠ 0.4 eV to a higher BE of 1118.3 eV, in agreement
with reported values of Ga2O3 [47]. The broad peak at a lower BE for the native surface is
indicative of the presence of non-stoichiometric disordered GaOx.
The In 3d5/2 and Sb 3d3/2 core level spectra for the 0W-H2+TMA sample can be fitted well
with single peaks corresponding the InGaSb substrate, indicating the complete removal of In
and Sb sub oxides. The Ga 2p3/2 spectra shows Ga2O3 to have persisted, however, the Ga-
O:InGaSb ratio has been reduced from 8.18 in the HCl only sample to < 0.8. The TMA therefore
appears to offer the same self cleaning benefits for InGaSb as has been demonstrated for other
III-Vs. It is interesting to note, however, that despite this, the CV measurements for this sample
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demonstrated an almost entirely pinned Fermi level at the valence band edge. The XPS spectra
for the 250W-H2+TMA sample shows remarkably similar results to that of the 0W-H2+TMA
sample, with the only measurable difference being the marginal increasing in Ga-O:InGaSb
ratio from ⇠ 8 % to ⇠ 10 %.
Analysis of the oxide composition offers insight into the disparity between the CV responses of
these two samples despite their almost indistinguishable surface chemical composition. Fig. 5.16
shows the Al 2p CL spectra as function of etched depth for 0W-H2+TMA and 250W-H2+TMA
samples. For both, the surface of the oxide is well fitted by single peaks corresponding to Al2O3,
with the increased presence of AlOx detected as the oxide is thinned. Fig. 5.17 plots the ratio of
the area of AlOx to Al2O3 for both samples as function of etch depth. Interestingly this shows
that there is a higher concentration of AlOx towards the InGaSb interface for the 250 W sample
than for the 0W. This appears to indicate that the improvement to the electrical properties of the
InGaSb-Al2O3 interface with in-situ H2 plasma exposure is not due to the reduction of native
oxides on the surface, but in fact due to the formation of a different oxide composition at the
interface.
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Figure 5.17: The ratio of the area of AlOx to Al2O3 for 0W and 250W H2+TMA samples as a
function of etch depth.
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5.5 Impact of H2 Plasma Exposure Time
Given the results of the Power Series, the 150W-H2+TMA process including FGA was selected
as the base process for investigation into the impact of exposure time. The parameter space for
the Time Series is summarised in Fig. 5.18, which included H2 plasma exposure times of 1,
10, 30 and 60 minutes, with the remaining parameters fixed at the values detailed in Section 5.4.
The simplifiedMOSCAP process flow afforded by utilising a doped substrate and buffer layers is
shown in Fig. 5.19, which comprised gate contact deposition through a shadow mask, post gate
metal FGA, and the formation of a back contact using blanket metal deposition to the back of the
sample. These samples were fabricated by Dr Uthayasankaran Peralagu and the corresponding
RT qualitative metrics are shown in blue in Fig. 5.20.
Ex-situ Surface
 Clean
In-situ H2 Plasma 
Treatment
Chemistry: H2/Ar (14:/100)
Platen Power (W): 2
ICP Power (W): 150
Temp. (°C): 150
Time (min.): 1,10, 30, 60
Pressure (mT): 90
Thermal 
ALD Al2O3
TMA 
Pre-Clean
Figure 5.18: Experimental matrix for samples processed as part of the Time Series. The unspec-
ified parameters are identical to those given in Fig. 5.4.
Pt/Au (20 nm/200 nm) gate metal
deposition via ebeam evaoouration 
through a shaddow 
mask.
Blanket Ti/Pt/Au (20/30/100 nm)
deposition to backside by ebeam 
evapouration
C
ox
CS
Pt
Au
Al2O3
InGaSb
Pt
Au
Ti
Substrate and Buffer
 Layers
FGA
(a) (b)
Figure 5.19: Experimental matrix for samples processed as part of the Time Series. The unspec-
ified parameters are identical to those given in Fig. 5.4.
Cmod and dC/dV were found to increase with decreasing exposure time, with optimal values at
10 minutes. Frequency dispersion did not show a clear trend. Given the results of the Power
Series indicating lower plasma powers to be beneficial, further samples were processed at a
plasma power of 125 W, which was the lowest power that sustained a plasma at the given cham-
ber conditions. It was intended to repeat the Time Series experiments at the this lower ICP
power, however, the plasma was found to become unstable during longer runs, which limited
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the data set to exposure times of 1 minute only. The RT CV measurements for p and n-type
samples processed at 125 W for 1 minute are shown in Fig. 5.21 (a) and (b), with the corre-
sponding qualitative metrics for the p-type sample included in Fig. 5.20, exhibiting the largest
Cmod (74.8 %), and lowest stretch out of all samples.
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Figure 5.20: Comparison of modulation capacitance, Cmod (a), stretch out, dC/dV (b) and
frequency dispersion in accumulation (c) Time Series samples.
5.5.1 Inversion Analysis
Assuming that the 1 MHz CV measurements yields the true high frequency response, and that
the samples are fully depleted, the minimummeasured capacitance of⇠ 0.2 µF/cm2 corresponds
to a doping density of ⇠ 2.5⇥1017 cm 3 with an extracted oxide capacitance of 0.785 µF/cm2.
As discussed in Section 5.4, attributing a discrepancy between the measured and nominal theo-
retical minimum capacitance to a higher than nominal doping density is often questionable, with
the possibility that the sample is in fact pinned such that the maximum depletion width is not
reached, and the supposed inversion response is false inversion due to Dit [48]. In order to dis-
tinguish between genuine surface inversion and a false inversion response, variable temperature
CV and GV measurements were analysed comprehensively by the following means: the novel
impedance spectroscopy technique discussed in Section 5.4; extraction of the activation energy
of minority carriers from an Arrenhius plot of equivalent parallel conductance in inversion; and,
detailed in Serction 5.9, the extraction of the gate-voltage surface potential relationship from
fitting the simulation of an equivalent circuit model to the experimental results.
As shown in Fig. 5.21, it is found that for both p and n-type samples, Gm/w , and  wdC/dw
are in phase and of the same magnitude, and the frequency of their peak magnitude correctly
corresponds to the transition frequency, as highlighted in black in the CV (Fig.5.21 (c,d) and
GV (e,f) responses, indicative of genuine surface inversion for both doping polarities.
Variable temperature measurements were undertaken at Tyndall National Institute using a mi-
crochamber probe station (Cascade Summit12971B) in a dark, dry air (dew point < -65 C)
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Figure 5.21: (a,d) Gm/w and  wdC/dw as a function of frequency for p and n-type samples
treated with the optimal Time Series process. (b,c,e,f) Room temperature capacitance-voltage
(CV) and conductance-voltage (GV) measurements for the aforementioned samples.
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Figure 5.22: Low temperature CV measurements of p and n-type samples treated with the opti-
mal Time Series process.
environment over a temperature range of RT to -50 C. As with all previous measurements, the
data was recorded using a Keysight B1500 semiconductor analyser.
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The Activation Energy of Minority Carriers on Narrow Band Gap Materials
For the p-type sample, an Arrenhius plot of the equivalent parallel conductance in inversion
(Vg = 3 V), GI, which is calculated from the measured capacitance (Cm) and conductance
(Gm) via Eq. 5.5, versus 1/kT where k is Boltzmanns constant and T temperature, is shown
in Fig. 5.23(a).
GI =
w2C2oxGm
G2m+w2(Cox Cm)2
(5.5)
The extracted activation energy, EA, of 0.296 eV is in close agreement with half of the band
gap energy (Eg/2 ⇠ 0.245 eV, shown in Fig. 5.3(d)) indicating genuine surface inversion with
minority carriers supplied via generation-recombination (G-R) in the bulk [49]. The magnitude
of the discrepancy between the extracted EA and Eg/2 is within the margin of error reported for
both InGaAs [50] and Si [49] MOSCAPs. Furthermore, it is to be expected that EA is higher
than Eg/2 for the InGaSb MOS system: the assignment of Eg/2 for the activation energy of the
G-R dominated regime is derived from the dependancy of GI on intrinsic carrier concentration,
ni, which can approximated as:
ni =
p
NcNvexp(
Eg
2kT
) (5.6)
The deviation from this approximation increases, however, with reducing band gap. The right-
hand Y-axis of Fig. 5.23(a) plots the ratio of EA to Eg for InSb and GaSb, where EA was calcu-
lated as dd(1/kT) ln(ni), where the empirical relation of ni(T) is known for InSb and GaSb from
Refs. 51 and 52 respectively. As shown, ni changes with temperature with an activation energy
that his higher than Eg/2 for both InSb and GaSb over this temperature range.
Evidence of an Externally Inverted Surface
This analysis was found not to be applicable to the n-type sample as characteristics of an external
inversion layer beyond the gated area were evident, where the InGaSb surface was inverted
due to charge in the oxide. In such a case, the dominant mechanism over all temperatures
by which minority carriers are supplied to the inversion layer is diffusion from the externally
inverted surface, as depicted in the left hand side of the MOS schematic inset to Fig. 5.24(b) [49].
This mechanism results in the inversion response at a given frequency reducing with increasing
gate area, as observed in Fig. 5.23(b) at a frequency of 1 MHz, due to the increased diffusion
distance from the externally inverted region to the centre of the gate [53]. The existence of an
external inversion layer is further validated by the fact that the minority carrier response of the
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Figure 5.23: Left-hand Y-axis: Arrenhius plot of the equivalent parallel conductance in inversion
(Vg= 3 V ),GI, against 1/kT. The experimental data points are shown as black squares, with the
exponential trend line in red, showing an extracted activation energy, EA, of 0.296 eV. Right-
hand Y-axis: the ratio of EA to bandgap energy, Eg, for InSb and GaSb, where EA was calculated
from known empirical relationships of ni(T), illustrating the deviation from an Eg/2 dependance.
n-type sample is not suppressed at low temperature (Fig. 5.22(f)), as the minority carriers are not
thermally generated, and that these characteristics are only observed for one doping polarity, as
the same oxide charge present in the p-type sample would result in accumulation, not inversion.
A further consequence of an external inversion layer is lateral AC current flow, where at high
frequency the minority carriers can not follow the applied AC signal and thus the surface beneath
the gate remains inverted and acts as a conductor through which AC current can flow laterally
beyond the gate edge into the externally inverted surface, which behaves as a distributed R-C
network [54] (depicted in the right hand side of the schematic inset to Fig. 5.23(b)). As the gate
bias is pushed further into inversion, the coupling between the inversion layer beneath the gate
and the external R-C network increases, and thus the measured capacitance increases [54]. It is
observed that for all measured frequencies and temperatures, the n-type CV response features a
distinct minimum at Vg⇠ 0.4 V, withCm increasing with more negative Vg. This is explained by
the above mechanism masking the true high frequency response.
The observation of characteristics pertaining to an externally inverted surface is itself valida-
tion of genuine surface inversion, without which the gated region would not be coupled to the
external inversion layer and these characteristics would not be observed.
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Figure 5.24: Room temperature capacitance-voltage (CV) measurements at a frequency of
1 MHz for the n-type sample shown in Fig. 5.21(b) for gate diameters of 50,100 and 250 µm.
Inset: schematic of an n-type MOSCAP with negative charge in the oxide causing an external
inversion layer beyond the gate.
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5.6 Modelling the In0.3Ga0.7Sb-Al2O3 Interface I: Calculating
the Semiconductor Charge
In order to circumvent the well documented issues associated with extractingDit on narrow band
gap semiconductors [32], the experimental CV and GV data was simulated using an equivalent
circuit model. The basis of the model is shown in Fig. 5.25 and comprises the oxide capacitance,
Cox, in series with the semiconductor capacitance, Cs(Fig. 5.25(a)), which in turn comprises
the parallel combination of semiconductor depletion and inversion capacitances, Cd and Cinv
respectively (Fig. 5.25(b)).
  C
ox Cs
Cinv  Cox
Cd
(a)
(b)
Figure 5.25: (a) The basis of the equivalent circuit model which is simply the oxide capacitance,
Cox, in series with the semiconductor capacitance,Cs. (b)Cs comprises the parallel combination
of the depletion and inversion capacitances,Cd andCinv respectively.
Cd andCinv can be calculated as per the textbook procedure [55], however, given the light effec-
tive mass of the conduction band of InGaSb, the Boltzmann approximation cannot be used and
instead the Fermi-Dirac integral must be solved numerically. Further, the non-parabolicity of the
conduction band should be accounted for and the population of the upper lying valleys consid-
ered. This procedure is summarised below, with a detailed discussion provided in Sections 5.6.1
and 5.6.2.
• The schematic band structure for InxGa1 xSb shown in Fig. 5.26 was calculated using
Vegard’s law [56] with the corresponding data for InSb and GaSb from Refs. [1] and [2]
respectively, and bowing parameters from Ref. [57]. An InSb mole fraction of x=0.275
was used to set the energy gap of the G valley to 490 meV in agreement with the measured
PL data shown Fig 5.3 (d). Conduction band non-parabolicity was taken into account for
the G valley via the non-parabolicity factor aG, which was calculated from Eqn. 5.7, the
expression for which is derived from k·p perturbation theory [37, 38, 58]:
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aG =
1
Eg,G
(1  m
⇤
G
m0
) (5.7)
where Eg,G is the bandgap energy between the HH maxima and G valley minima, m⇤G is
the effective mass of the G valley and m0 is the electron rest mass.
• The potential dependant carrier concentration for each of the G, L, X and HH valleys was
calculated via numerical integration of the product of the density of states of the given
valley, gi, where i = G, L, X, HH, and the Fermi-Dirac function, F , both of which are
functions of energy, E. For electrons, the carrier concentration from each of G, L and X
valleys was summed to yield the total electron concentration, as expressed by:
n(y(x)) = Â
G,L,X
•Z
Emin,i
gi(E)F(E).dE (5.8)
where, n is the electron concentration, y the electrostatic potential, x the depth into the
semiconductor and Emin,i is the conduction minima for the ith valley.
• The calculated values for potential dependant electron and hole concentration were substi-
tuted into the Poisson equation, which was numerically integrated to calculate the electric
field at the surface of the semiconductor, Es.
• The charge components due to electrons, holes and ionised dopants were calculated using
Gauss’ law, which were then differentiated with respect to surface potential, ys, to yield
Cd andCinv.
En
er
gy
Wave vector
mX = 0.799 mL = 0.497mΓ = 0.025
α = 1.94
EL = 696 meVE
Γ
 = 490 meV
EX = 959 meV
mhh = 0.408
Figure 5.26: Schematic band structure of InxGa1 xSb. An InSb mole fraction of x=0.275 to fit
Eg,G to 490 meV as measured by photoluminescence spectroscopy (PL), shown in Fig. 5.3(d).
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5.6.1 Calculating the Total Charge Density, Qs(ys)
The following proceeds with an example of calculating the total electron concentration as a
function of ys. Details of calculating the hole concentration have been omitted as they are
entirely equivalent, except that only one valley, the HH valley, was considered. Calculation
of the integral shown in Eqn. 5.8 yields the following expression for the potential dependant
electron concentration for a 3-d semiconductor with non-parabolic bands:
n(y(x)) = 2p
p Âi=G,L,X
Ni⇥
•Z
0
ph(1+aihi)(1+2aihi)
exp[hi  qy(x)kBT +di]
dhi (5.9)
where Ni is the effective density of states of the ith valley, given by
Ni = 2(
(2pm⇤i kT )3/2
h2
) (5.10)
and hF = EF  EC/kT , m⇤i is the effective mass of the ith valley, k is Boltzmann’s constant,
T temperature, and h Planck’s constant. For all valleys other than the G valley, a was set to
zero. Integrating the Poisson equation yields an expression for the electric field as a function
of position, E(x), which allows for the calculation of the electric field at the surface, Es, where
x=0 and y = ys. Applying Gauss’ Law gives the total charge in the semiconductor as given by
Equation 5.11:
Qs(ys) = esEs = Sign(ys)
vuut2qes Z p(y(x)) n(y(x)) N A +N+D .dy (5.11)
Substitution of Equation 5.9 into Equation 5.11, in addition to the equivalent expression for
p(y(x)), allowsQs(ys) to be solved and this is plotted as the black dashed line in Fig. 5.27.
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Figure 5.27: Calculated charge destiny as a function of surface potential, as calculated by con-
sidering the population of HH, G,L and X valleys, with carriers obeying Fermi-Dirac statistics,
and a correction factor to account for the non-parabolicity of the G valley included. The com-
ponents of QT , Qd and Qinv, are depicted, as well as the individual components Qinv due to the
population of the valleys considered. The variation of inverted charge in the G valley with and
without the non-parabolicity correction factor, a , is also illustrated.
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5.6.2 Separating Charge Components and CalculatingCd andCinv
The charge components of Qs, charge due to depletion, Qd, and charge due to inversion, Qinv,
where Qs(ys) = Qdep(ys)+Qinv(ys), can be calculated as follows. The inversion charge due to
electrons (in the example of a p-type semiconductor) is given by the product of the elementary
charge, q, and the integral of the electron density as a function of depth:
Qinv = q
Z
n(y(x)).dx (5.12)
Changing the variable of integration from x to y gives:
Qinv = q
Z
n(y(x)).dx= q
Z
n(y) dx
dy
.dy (5.13)
dy/dx is known from the numerical integration of the Poisson equation:
dy
dx
= E(x) =
r
2
es
Z
[p n NA] (5.14)
which can be substituted into Equation.5.13 to give:
Qinv = q
Z n(y)q
2
es
R
[p n NA]
.dy (5.15)
Qd can then be calculated by subtracting Qinv from Qs. Fig. 5.27 plots the charge components
Qd and Qinv calculated in this manner as a function of ys, as wells a the charge components
due to each of the considered conduction band valleys: QG,QL and Qx. Cd and Cinv can then be
calculated as a function of y as the derivative of the charge components Qd and Qinv.
Cd(y) =
dQd(y)
dy
(5.16)
Cinv(y) =
dQinv(y)
dy
(5.17)
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5.7 Modelling the In0.3Ga0.7Sb-Al2O3 Interface II: incorpo-
rating Dit
The response due to interface traps is incorporated into the model by considering the Shockley-
Read-Hall (SRH) statistics for the capture and emission of carriers with discrete interface traps
distributed throughout the bandgap in energy [49]. The following is intended to provide an
overview of the derivation of the equivalent circuit components which model the above mecha-
nism, such that the origin of their analytical expressions are clear to the reader.
Fig 5.28 illustrates the possible processes by which carriers can be captured by and emitted from
interface traps with a single discrete energy level, where the direction of the arrow indicates the
direction of electron transition: (a) electron capture from the conduction band, (b) electron
emission to the conduction band, (c) hole capture from the valence band (the transfer of an
electron from a trap state to the valence band) and (d) hole emission to the valence band (the
transfer of an electron from the valence band to the trap state). The rate by which carriers are
captured by and emitted from traps is described by SRH theory [59]. The capture rate for carriers
is simply proportional to their concentration and the density of trap states which are unoccupied
and therefore available for capture. This is expressed by:
EC
ET
EV
(a) Electron 
Capture
(b) Electron 
Emission
(c) Hole
 Capture
(d) Hole
Emission
Figure 5.28: Illustration of the capture and emission of electrons and holes via Shockley-Read-
Hall interface trap centres.
rc,n(ET) = cnnsDit(1 FT(ET)) (5.18)
rc,p(ET) = cppsDitFT(ET) (5.19)
where rc,n and rc,p are the rate of capture of electrons and holes respectively, cn and cp the
electron and hole capture probabilities, ns and ps are the density of electrons and holes at the
surface,Dit is the density of interface traps and FT is the Fermi-Dirac function as a function of the
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trap energy, ET,corresponding to its probability of occupation. The electron capture probability
coefficient is given by:
cn = snvth,n (5.20)
where vth,n is the thermal velocity of an electron, and sn is a parameter called the ‘electron
capture cross section’ which corresponds to the cross sectional area in space over which an
electron can interact with a trap. The expression for cp is exactly equivalent.
Conversely, the emission rate is proportional to the concentration of occupied traps, and the
density of unoccupied states in the semiconductor, as given by:
re,n(ET) = enDitFT(ET) (5.21)
re,p(ET) = epDit(1 FT(ET)) (5.22)
where en and ep are the electron and hole emission probabilities, which are dependant on the
DOS of the conduction and valence bands respectively, as well as the distance of the trap from
the band edge to which it is emitting.
en = snvth,nns
1 FT
FT
(5.23)
If one considers a trap of donor type, (this is an arbitrary choice, acceptors are equally appli-
cable) it can exist in one of two states, neutral or positive, by participating in the following
reactions:
D+it + e
 *) D0it (5.24)
D0it +h
+*) D+it (5.25)
where D+it and D
0
it denote the density of positively charged and neutral interface traps respec-
tively. The rate with which the positive charge density changes due the changing state of inter-
face traps, therefore, is simply the sum of the electron and hole capture and emission rates:
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dD+it
dt
= re,n(t)+ rc,p  (rc,n+ re,p) (5.26)
The total admittance of the MOS capacitor is the ratio of the total ac current (or equivalently
charge variation with time) to the ac gate voltage. The equivalent circuit in Fig. 5.29 (a) is
derived in this way by expressing the total charge variation in the semiconductor as the sum of
the charge variation due to single-level interface traps (as given by Eqn. 5.26), depletion charge
and inversion charge, where
Gn =
q2
kT
DittnFT(1 FT) (5.27)
Gp =
q2
kT
DittpFT(1 FT) (5.28)
CT =
q2
kT
DitFT(1 FT) (5.29)
and tp and tn are given by
tp = (psVth,psp) 1 (5.30)
tn = (nsVth,nsn) 1 (5.31)
This circuit is somewhat intuitive: a carrier is captured through a resistance, the magnitude of
which increases with increasing distance from the band edge from which the carrier is being
captured, and the trapped carrier is represented by a capacitance which stores its charge. This
circuit can be extended to include interface traps distributed throughout the band gap in energy
by summing a distributed network of branches, each of which corresponds to a unique discrete
trap energy and has a capacitance and capture resistances specific to the energy of the trap
represented. In order to sum the associated trap admittance components, it is required to first
perform a Wye-Delta transformation so that the admittances can be added in parallel. This
transformation is depicted in Fig. 5.30 (a) for each branch of Fig. 5.29 (b), where
CTn,L =
jwCT,LGn,L
jwCT,L+Gn,L+Gp,L
(5.32)
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Figure 5.29: (a) Schematic diagram of the equivalent circuit of a single-level discrete interface
trap. (b) Extension of (a) by incorporating multiple branches of discrete energy levels distributed
throughout the bandgap.
CTp,L =
jwCT,LGp,L
jwCT,L+Gn,L+Gp,L
(5.33)
Git,L =
Gn,LGp,L
jwCT,L+Gn,L+Gp,L
(5.34)
The subscript ‘L’ denotes the Lth trap level. These admittances can now simply be summed to
from the lumped equivalent circuit shown in Fig. 5.31 (b).
Given that individual trap energies are not distinguishable experimentally, the discrete interface
traps can be treated as continuous in energy, which allows their integration across the bandgap as
opposed to the summation of discrete branches. Converting to integrals, the lumped equivalent
circuit of Fig.5.30 (b) can be represented by the circuit of Fig.5.31 (a) where
CTn = qDittn⇥
Z 1
0
(1 F)[[ jwF(1 F)]+Ft 1p +(1 F) f t 1n ] 1.dF (5.35)
CTp = qDittp⇥
Z 1
0
(1 F)[[ jwF(1 F)]+Ft 1n +(1 F) f t 1p ] 1.dF (5.36)
Git = qDitt 1n t 1p ⇥
Z 1
0
[ jwF(1 F)]+Ft 1p +(1 F) f t 1n ] 1.dF (5.37)
143
CHAPTER 5. Results II - In-situ H2 Plasma Surface Cleaning of InGaSb
Cinv
  C
ox
Cd
EC
EV
Git=∑Git,L
(b)(a)
L=1
n
CTn=∑CTn,LL=1
n
CTp=∑CTp,LL=1
n
Figure 5.30: (a) Schematic diagram the equivalent circuit shown in Fig.5.29 (a) following aWye-
Delta transformation for each branch. (b) The lumped circuit equivalent of (a) by summing the
admittances in parallel.
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Figure 5.31: The equivalent circuit model from Fig. 5.25 (b) with the inclusion of admittances
(a) CTp, CTn and Git to account for the response due to Dit, and Gbulk to account for minority
carriers supplied to to the inversion region from the bulk.
The addition ofGbulk in Fig. 5.31 (b) accounts for the supply of minority carriers to the inversion
layer via either G-R in the depletion region or diffusion from the bulk, and its value is fitted to
experimental data.
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5.8 Modelling the In0.3Ga0.7Sb-Al2O3 Interface III: incorpo-
rated Border Traps
The response due to border traps is incorporated via the distributed bulk oxide trap model of
Yuan etal. [34]. This model is based on carriers tunnelling in and out of the oxide as they are
captured and emitted by border traps distributed throughout the thickness of the dielectric [34].
As with interface traps, a trapping event has an associated conductance and capacitance, GBT
and CBT respectively. CBT has exactly the same form as CT given in Eqn. 5.29 and as is equal
to
CBT(E,x) =
q2
kT
NBTFT(1 FT) (5.38)
where NBT is the density of border traps per volume per energy (cm 3 eV 1). GBT is related to
CBT by the trap time constant:
CBT(E,x)
GBT(E,x)
= t(x) = (psVth,psp) 1e2kpx (5.39)
which incorporates the tunnelling attenuation factor, k , as calculated from
kp =
p
2m⇤(E Eoxv )
h¯
(5.40)
Using 5.38,5.39 and 5.40, the expression for the total admittance associated with the trapping
of a carrier at a given depth in the oxde and at a given energy, YBT , can be derived. As with
interface traps, this expression can then be integrated over energy to yield the total admittance
response due to border traps at a given depth into the oxide, which yields:
YBT (x) =
q2NBT ln(1+ jwt(x))
t(x)
(5.41)
The distributed border trap model divides the oxide thickness into an finite number of incremen-
tal capacitances, DCox, with each increment connected to corresponding depth dependant YBT
admittance, as shown in Fig. 5.32 (b).
The final equivalent circuit used to model the InGaAsb-Al2O3 interface is shown in Fig. 5.33,
which utilised the Yuan model for border trap interactions with both majority and minority carri-
ers. Finally, series resistance, Rs, and parasitic series inductance, Ls, were included to accurately
model the experimental dispersion. Rs was extracted from measured data using Eqn. 5.2 and Ls
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was used as a fitting parameter. An example of experimental dispersion, and the components
due to border traps, Rs and Ls is shown in Fig. 5.33 (b). Excluding Ls, this equivalent circuit
model has been demonstrated previously to be able to accurately reproduce experimental data
from InAs, InGaAs and InP MOS capacitors [37, 38].
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Figure 5.32: (a) Illustration of the trapping of inverted carriers by border traps. (b) The corre-
sponding equivalent circuit.
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5.9 Simulation Results
Excellent fits to the experimental CV and GV data for both p and n-type samples was achieved,
shown in Fig. 5.34, with interface trap and border trap parameters common to both and shown in
Fig. 5.35. The best fit was achieved with interface trap hole capture cross sections that decayed
away from the valence band edge, the values for which are also included in Fig. 5.35. The
doping concentrations were extracted as ND = 1.7⇥ 1017 cm 3 and NA=2.5 ⇥1017 cm 3. It
is not surprising the these values are higher than the nominal doping concentration, as it is
likely the dopants from the highly doped buffer layer will have diffused into the capacitor layer.
Furthermore it has been shown that H2 p-dopes antimonides which may explain the discrepancy
between p and n-type. Low Dit across the band gap was extracted, with a minimum value of
1.73⇥ 1012 cm 2 eV 1 located 110 meV below the conduction band edge. The border trap
distribution was fitted with two gaussians centred close to the band edges. Border trap densities
were extracted with peak magnitudes of 3⇥ 1019 cm 3 eV 1 near the valence band edge, and
6.5⇥1019 cm 3 eV 1 near the conduction band edge. The extractedVg-ys relationship is plotted
in Fig. 5.36 and shows an unpinned Fermi level that can move into both valence and conduction
bands.
1 kHz
1 MHz
200 kHz
-2 -1 0 1 2 3
Gate Voltage (V)
0.2
0.4
0.6
0.8
Ca
pa
ci
ta
n
ce
 
(µF
/c
m
2 )
-2 -1 0 1 2 3
Gate Voltage (V)
1 MHz
130 kHz
1 kHz
Sim. 
Exp.
Cox 
Gate Voltage (V)
-2 0 31 2-1
Exp. Sim.F
re
qu
en
cy
 
(H
z)
103
105
104
106
0 31 2-1
G
/A
ω
 (µF/cm
2)
0
0.3
Exp. Sim.
Gate Voltage (V)
-2 0 31 2-1 0 31 2-1
G
/A
ω
 (µF/cm
2)
0
0.35
0.2
0.4
0.6
0.8
Ca
pa
ci
ta
n
ce
 
(µF
/c
m
2 )
Fr
eq
u
en
cy
 
(H
z)
103
105
104
106
(a) (b)
(c) (d)
Figure 5.34: Comparison between experimental and simulated multifrequency, room temper-
ature, CV (a,c) and GV (b,d) responses for p-type and n-type capacitors processed with the
optimal H2 plasma process.
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5.10 Chapter summary and future work
5.10.1 Summary
In summary, a systematic array of experiments has been undertaken to assess the impact of H2
plasma cleaning on the In0.3Ga0.7Sb-Al2O3 interface. The parameter space was explored in
terms of plasma power, exposure time, the inclusion of in-situ TMA pre cleaning, and annealing
in forming gas. XPS measurements found ex-situ HCl cleaning to effectively reduce all In,Ga
and Sb sub oxides. In-situ TMA exposure was found to completely remove In and Sb sub oxides,
and reduce the Ga-O content to < 8 % (Ga-O:InGaSb). Interestingly, the addition of H2 plasma
cleaning was found to marginally increase the Ga-O content to⇠ 10%, however, offered signifi-
cant improvements to the electrical properties of the interface. Analysis of the oxide composition
found that it varied depending on the surface cleaning treatment and the AlOx content increased
significantly towards the semiconductor interface of H2 plasma cleaned samples, which appears
to be the origin of improvement to the electrical properties. Further optimisation of the process
yielded significantly improved qualitative electrical properties, and comprehensive analysis in
terms of variable temperature measurements, extraction of the activation energy (for the p-type
sample) and the observation of characteristics which evidence peripheral inversion unequivo-
cally demonstrated that the interface of this optimal process was unpinned and that a genuine
inversion response was demonstrated for both p and n-type MOSCAPs. Simulation of the inter-
face for the optimal process validated the above findings, and demonstrated an unpinnned Fermi
level which could move freely across the entire bandgap. Interface state and border trap densities
were extracted, with a minimum Dit of 1.73⇥1012cm 2 eV 1 located at ⇠110 meV below the
conduction band edge and peak border trap densities approximately aligned with the valence and
conduction band edges of 3⇥1019 cm 3 eV 1 and 6.5⇥1019 cm 3 eV 1 respectively.
5.10.2 Future Work
With the optimal gate stack process demonstrated in this chapter capable of yielding an unpinned
InGaSb-Al2O3 interface, subsequent work should implement this gate stack module within a
MOSFET process for both p and n-type devices. The junctionless MOSFET architecture is
proposed for this intial endeavour due to its processing simplicity, which will introduce as few
additional, potentially detrimental processing steps to that of the optimal gate stack process in
isolation. To this end, a total of 6 wafers have been grown by Dr Matthew Steer using MBE,
the layer structures for which are shown in Figs. 5.37 and 5.38. The structure of each of these
wafers is equivalent to that discussed in Chapter 4 for the InGaAs Junctionless FinFET; with a
wide bandgap buffer utilised to confine a thin channel. Both lattice matched and strained (1.2%
151
CHAPTER 5. Results II - In-situ H2 Plasma Surface Cleaning of InGaSb
compressive) channel variants were grown on GaAs substrates for both p and n-type channels
(Fig. 5.37). The channel thickness was chosen as 20 nm to ensure that it was below the pseudo-
morphic critical thickness [60]. Furthermore, this channel thickness should be sufficiently thin
such that planar devices can be fabricated, simplifying the process further. A channel doping
concentration of 1⇥ 1018 cm 3 was chosen as a trade-off between on-state performance and
the ability to turn the device off; a decision which erred towards off-state performance and a
relatively low doping concentration as poor subthreshold performance plagues the antimonide
FET literature [61]. Further lattice matched wafers were grown, yet on a Si substrate, shown in
Fig. 5.38.
300 nm, N.I.D. GaSb
300 nm, N.I.D. GaAs
S.I. (100) GaAs 
Capacitor Layer
Relaxed Buffer
Substrate
Re-growth
20 nm  p/n-In0.3Ga0.7Sb  ( 1x1018 cm-3)
1 µm, N.I.D Al0.78In0.22Sb 
(a)
300 nm, N.I.D. In0.1Ga0.9SbSb
300 nm, N.I.D. GaAs
S.I. (100) GaAs 
20 nm  p/n-In0.3Ga0.7Sb  ( 1x1018 cm-3)
1 µm, N.I.D AlSb 
(b)Lattice Matched 1.2% Compressive Strain
Figure 5.37: Schematic diagram of the epitaxial layer structures grown by MBE on III-V sub-
strates (GaAS) for the fabrication of InGaSb junctionless MOSFETs. (a) Utilises an AlInSb
buffer which is lattice matched to the channel. (b) Utilises an AlSb buffer layer to compres-
sively strain the InGaSb channel. Both p and n-type variants were grown.
10 nm, N.I.D. AlSb Seed Layer
S.I (100) Si Substrate
1 µm, N.I.D Al0.78In0.22Sb 
20 nm  p/n-In0.3Ga0.7Sb  ( 1x1018 cm-3)
Figure 5.38: Schematic diagram of the epitaxial layer structures grown by MBE on Si substrates
for the fabrication of InGaSb junctionless MOSFETs. Both p and n-type variants were grown.
The proposed fabrication process is shown in Fig. 5.39. It utilises a wrap around gate architec-
ture which removes the requirement to isolate the devices by forming a mesa [62]. Should the
above process and material yield working devices, the immediate focus should be to fabricate
and demonstrate a common channel InGaSb CMOS inverter, the potential for which is the most
desirable asset of InGaSb.
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Figure 5.39: Proposed fabrication process flow for the fist iteration of InGaSb junctionless FETs.
In addition to the fabrication of InGaSb MOSFETs, further investigation should be undertaken
into the physical understanding of the improvements in electrical properties of the InGaSb-
Al2O3 interface due to the inclusion of H2 plasma cleaning. To this end, further XPS measure-
ments should taken for the optimal sample with the results compared to those measured thus far.
In particular, an assessment of the impact of the various cleaning processes on Sb-Sb dimers
should be researched as a possible source of improvement: for III-V arsenides, it has been
shown that reducing the presence of As-As dimers at dielectric interface is critical in reducing
Dit [63].
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5.10.3 A Proposed Novel MOS Test Structure
Confirming genuine surface inversion for the optimal p-type sample proved greatly problematic
and necessitated comprehensive analysis requiring variable temperature measurements and sim-
ulation. This was not the case for the n-type sample, however, and genuine surface inversion was
unambiguously observed due to the happenstance that charge in the oxide inverted the surface
beyond the gate. It is therefore proposed that a novel MOS test structure could be fabricated
that purposefully induces peripheral inversion around the gate, facilitating the identification of
genuine surface inversion for any sample by simply measuring 2 or more devices with different
diameters. The proposed test structure to achieve this and corresponding process flow is shown
in Fig. 5.40. This requires only 2 additional processing steps to that of a normal MOS capacitor,
does not require accurate alignment, and is greatly simpler than fabricating a device. The test
structure would work by applying a DC bias to the outer gate, labelled ‘DC gate’, in order to
invert the surface of the semiconductor surrounding the inner gate, labelled ‘AC gate’. Other-
wise the MOSCAP would simply be measured as normal. It is additionally thought that this test
structure would be applicable for any bandgap semiconductor. This has interesting ramifications
for wide bandgap materials, such as GaN, where a minority carrier response cannot otherwise
be observed at room temperature at experimental frequencies. With this test structure, however,
minority carriers could readily diffuse in and drift out of the inversion layer in phase with an
applied AC bias.
AC
Gate
DC GateGate Metal Dep. 1: Pt/Au
 (20 nm/200 nm) deposited via 
ebeam evaoouration through a 
shaddow mask.
2nd layer Al2O3  ALD
Substrate and Buffer
 Layers
InGaSb
Al2O3
Gate Metal Dep. 2: Patterning via
 photolithography, Pt/Au deposition
 and lift-off.
Ohmic Contact: Blanket depoistion
 to the back of the sample.
(a)
(b)
(c)
Figure 5.40: Proposed novel test structure which explicitly measures an inversion response and
bandgap semiconductor.
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Chapter 6
Conclusion
The practical limitations of scaling transistors in strict accordance with Dennard scaling theory
have resulted in increased power dissipation in logic circuits with each progressive technol-
ogy generation. With chip power consumption now approaching 200 W/cm2, further increases
cannot be tolerated and the supply voltage must be reduced in order to facilitate further scal-
ing. Utilising III-V compound semiconductors instead of Si for logic devices could facilitate
the reduction of supply voltage while simultaneously improving on-state performance, however,
the semiconductor industry will not implement such a disruptive change unless the performance
gain is substantial and the associated fabrication costs are economical. A multitude of challenges
exist in order to meet these requirements and this thesis has reported on two novel technologies
which pertain to realising an all III-V CMOS technology in light of these issues.
In recent years, rapid advances have been made with III-V n-type MOSFETs which, when cur-
rent is normalised by gated perimeter, now do significantly outperform Si devices at equivalent
gate lengths. This is not the case when current is normalised by fin pitch, however, which cor-
responds to the drive current available for a given semiconductor area. In this circumstance,
the high aspect ratio of current non-planar Si technology trumps the intrinsic advantage of III-
Vs in terms of transport properties. In order to complete, III-V devices must too exploit the
vertical dimension, and in the interest of economic viability, they must do so while utilising Si
CMOS compatible process modules, which in turn necessitates a ‘top-down’ fabrication pro-
cess. Should this be achieved, the problems faced by III-V n-type devices are the same as those
faced by Si: how do you in practice continue to scale devices while maintaining yield, reliability
and cost? Chapter 4 addressed all of these points and presented the design, fabrication, mea-
surement and analysis of high aspect ratio, top-down InGaAs junctionless FinFETs with fin top
widths scaled to less than 10 nm.
The junctionless architecture is a promising candidate for the ultimately scaled device as it
removes the requirement to form extremely abrupt, high doping concentration gradients between
162
CHAPTER 6. Conclusion
source, drain and channel regions, which is an ever increasing fabrication challenge as gate
lengths decrease. To enable its fabrication, a low damage, highly anisotropic ICP-RIE dry etch
process was developed. The optimal devices fabricated demonstrated excellent performance
with a minimum subthreshold slope, SS, of 73 mV/Dec. and an on-current, Ion, normalised
by gated perimeter, of 80.51 µA/µm (measured at 0.5 V from Io f f = 100 nA/µm and Vd=
0.5 V) which is competitive with state of the art III-V junctionless devices of the same gate
length. With Ion re-normalised to fin width, the advantage of employing high aspect ratio fins
is explicit, and, with a corresponding Ion of 371.8 µA/µm, the devices fabricated in this work
demonstrated the highest current per device channel width of any III-V junctionless device at
any gate length.
The etch process developed yielded highly vertical sidewalls with a significantly lower DC bias
than anything demonstrated in the literature for etching III-Vs at this feature size. The low dam-
age properties of this process were evident given the excellent performance demonstrated, and it
is clear that an etched ‘top-down’ III-V device can indeed compete with those fabricated using
‘bottom-up’ approaches. Further, this etch process has reach beyond the junctionless architec-
ture, which is currently a relatively immature technology, and should prove a useful tool in the
fabrication of future In-containing non-planar III-V devices, junctionless or otherwise.
The simplified processing and high performance yielded by the junctionless FinFETs fabricated
indicate the promise of this architecture for the ultimately scaled device, and further work should
be undertaken to scale gate lengths to those demonstrated by state of the art Si devices in order
to fully assess its performance and viability. To this end, a process flow was proposed in Section
4.8.2 which may enable the realisation of devices with substantially shorter gate lengths than
those demonstrated.
For this initial endeavour into the fabrication of III-V junctionless devices, In0.53Ga0.47As was
utilised due to its relative technological maturity in comparison to other III-Vs, however, the
knowledge gleaned from the work presented should serve as a useful starting point in the fab-
rication of equivalent devices which utilise other In-containing compounds, such as InGaAs
with differing In composition, InAs, and indeed, In-antimonides which are discussed further
below.
Of course, a high performance III-V n-type device needs a complementary equivalent, and in the
interest of processing simplicity and economic viability, both p and n-type devices would ideally
be fabricated from the same material system, and better yet, the same material. To date, III-V
p-type devices have demonstrated poor performance and Ge is currently the most technological
mature, high hole mobility material. Chapter 5 addressed the need for a high performance III-V
p-type device by investigating the in-situ H2 plasma cleaning of the In3Ga0.7Sb-Al2O3 interface,
which is the first to report doing so. Unlike other III-Vs, InGaSb has excellent transport prop-
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erties for both electrons and holes and could therefore facilitate III-V CMOS with a common
channel material for both device polarities; provided, of course, that it is possible to from a gate
stack with sufficient electrical properties. To this end, a systematic array of experiments was un-
dertaken to assess the impact of H2 plasma cleaning on the In0.3Ga0.7Sb-Al2O3 interface. The
optimal process, which included ex-situ HCl surface clean, in-situ H2 plasma and TMA pre-
cleaning, and a post gate metal forming gas anneal, was unequivocally demonstrated to yield
a fully unpinnned MOS interface with both n and p-type MOSCAPs explicitly demonstrating
a genuine minority carrier responses. This result has the important ramification that this gate
stack process is indeed applicable to both p and n-type MOSFETs, and therefore, a unified gate
stack process could be used in the fabrication of InGaSb CMOS devices. This has the poten-
tial to greatly simplify the fabrication, and therefore reduce the cost, of high mobility CMOS
manufacture.
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Junctionless FinFET Fabrication
Process
A.1 Lithography Level 0 (EBL): Markers
• Resist application:
– Sample cleaning: 50 C acetone1, 5 min. ! IPA, 5 min. ! N2 blow dry
– Dehydration bake: 180 C oven, 10 min.
– Spin Resist: PMMA 8% (2010), 5k rpm, 60 s (nominal thickness ⇠ 200 nm)
– Soft bake: 154 C hotplate, 2min.
– Spin Resist: PMMA 4% (2041), 5k rpm, 60 s nominal thickness ⇠ 115 nm)
– Soft bake: 154 C hotplate, 2min.
• EBL exposure:
– Global & Cell Makers (CD   50 µm ):
⇤ Dose: 440 µC/cm2
⇤ Beam current/spot size: 32 nA/24 nm
⇤ VRU/BSS: 16/20 nm
⇤ Prox. Correction: Custom PEC file, simulated using PENELOPE
1All processes were carried out at RT unless otherwise stated.
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• Resist development:
– Wet development: 23 C MIBK:IPA (2.5:1), 1 min. ! IPA, 30 s! N2 blow dry
– Ash: O2 plasma, 80 W, 2 min.
• Metal lift-off:
– Metal deposition: Ti/Au (10 nm/100 nm), ebeam evaporation
– Lift-off: 50 C acetone, 2 hours! IPA, 5 min. ! N2 blow dry
A.2 Lithography Level 1 (EBL): Fin, S/D & contacts
• Resist application:
– Sample cleaning: 50 C acetone, 5 min. ! IPA, 5 min. ! DI water, 5 min. ! N2
blow dry
– Resist adhesion promoter: SurPass 3000, 1 min. ! DI water, 1 min. ! N2 blow dry
– Spin Resist: HSQ:MIBK (3:1), 5k rpm, 60 s (nominal thickness ⇠ 75 nm)
– Soft bake: 90 C hotplate, 2min.
• EBL exposure:
– Fin ( CD = 10 nm, 15 nm & 20 nm, all patterns = 5 nm wide):
⇤ Dose: 12,000 µC/cm2 (10 nm wide fin), 18,700 µC/cm2 (15 nm wide fin),
30,400 µC/cm2 (20 nm wide fin)
⇤ Beam current/spot size: 1 nA/4 nm
⇤ VRU/BSS: 2/2.5 nm
⇤ Prox. Correction: No correction
– S/D (CD = 30 nm)
⇤ Dose: 800 µC/cm2
⇤ Beam current/spot size: 1 nA/4 nm
⇤ VRU/BSS: 2/2.5 nm
⇤ Prox. Correction: No correction
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– Contacts (CD = 2µm)
⇤ Dose: 615 µC/cm2
⇤ Beam current/spot size: 32 nA/24 nm
⇤ VRU/BSS: 16/20 nm
⇤ Prox. Correction: Custom PEC file, simulated using PENELOPE 2
• Resist development:
– PEB: 95 C hotplate, 2 min.
– Wet development: 30 s 23 C TMAH (25%)! 30 s DI water! 30 s DI water (fresh
beaker)! N2 blow dry
A.3 Lithography Level 3 (EBL): Bond Pads
• Resist application:
– Sample cleaning: 50 C acetone, 5 min. ! IPA, 5 min. ! DI water, 5 min. ! N2
blow dry
– Resist adhesion promoter: SurPass 3000, 1 min. ! DI water, 1 min. ! N2 blow dry
– Spin Resist: HSQ:MIBK (3:1), 5k rpm, 60 s (nominal thickness ⇠ 75 nm)
– Soft bake: 90 C hotplate, 2min.
• EBL exposure:
– Bond Pads ( CD = 20 µm):
⇤ Dose: 550 µC/cm2 (20 nm wide fin)
⇤ Beam current/spot size: 32 nA/24 nm
⇤ VRU/BSS: 16/20 nm
⇤ Prox. Correction: Custom PEC file, simulated using PENELOPE
• Resist development:
– PEB: 95 C hotplate, 2 min.
2PENELOPE is an open-source software available at: http://pypenelope.sourceforge.net/
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– Wet development: 30 s 23 C TMAH (25%)! 30 s DI water! 30 s DI water (fresh
beaker)! N2 blow dry
• Etch:
– Fin etch: refer to Table 4.3 for details.
– HSQ etch: ICP-RIE, CF4, 50 SCCM, 2000 W ICP Power, 15 W Platen Power,
20 mT, 60 C, 1 min.
– Digital Etch: 3 cycles, each cycle comprising:
⇤ Plasma oxidation: RIE, O2, 10 SCCM, 10 W, 50 mT, RT, 2 min.
⇤ Oxide wet etch: H2SO4: DI H2O (1:1), 30 s! IPA, 15 s! N2 blow dry
• High-k deposition: Al2O3 / HFO2 (nominally 1 nm/3nm) bi-layer deposited via ALD at
TNI (Refer to Chapter 4, Ref. 24 for further details)
A.4 Lithography Level 4 (EBL): Gate contact
• Resist application:
– Sample cleaning: 50 C acetone, 5 min. ! IPA, 5 min. ! N2 blow dry
– Dehydration bake: 180 C oven, 10 min.
– Spin Resist: PMMA 8% (2010), 5k rpm, 60 s (nominal thickness ⇠ 200 nm)
– Soft bake: 154 C hotplate, 2min.
– Spin Resist: PMMA 4% (2041), 5k rpm, 60 s nominal thickness ⇠ 115 nm)
– Soft bake: 154 C hotplate, 2min.
• EBL exposure:
– Gate & Gate Bond Pad (CD   50 µm ):
⇤ Dose: 440 µC/cm2
⇤ Beam current/spot size: 32 nA/24 nm
⇤ VRU/BSS: 16/20 nm
⇤ Prox. Correction: Custom PEC file, simulated using PENELOPE
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• Resist development:
– Wet development: 23 C MIBK:IPA (2.5:1), 1 min. ! IPA, 30 s! N2 blow dry
– Ash: O2 plasma, 80 W, 2 min.
• Metal lift-off:
– Metal deposition: Ti/Au (10 nm/100 nm), ebeam evaporation
– Lift-off: 50 C acetone, 2 hours! IPA, 5 min. ! N2 blow dry
A.5 Lithography Level 5 (EBL): S/D contact
• Resist application:
– Sample cleaning: 50 C acetone, 5 min. ! IPA, 5 min. ! N2 blow dry
– Dehydration bake: 180 C oven, 10 min.
– Spin Resist: PMMA 8% (2010), 5k rpm, 60 s (nominal thickness ⇠ 200 nm)
– Soft bake: 154 C hotplate, 2min.
– Spin Resist: PMMA 4% (2041), 5k rpm, 60 s nominal thickness ⇠ 115 nm)
– Soft bake: 154 C hotplate, 2min.
• EBL exposure:
– Contacts/Bond Pads (CD = 100 µm ):
⇤ Dose: 440 µC/cm2
⇤ Beam current/spot size: 32 nA/24 nm
⇤ VRU/BSS: 16/20 nm
⇤ Prox. Correction: Custom PEC file, simulated using PENELOPE
• Resist development:
– Wet development: 23 C MIBK:IPA (2.5:1), 1 min. ! IPA, 30 s! N2 blow dry
– Ash: O2 plasma, 80 W, 2 min.
• Metal lift-off:
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– : Oxide etch: 30 s in-situ Ar exposure
– Metal deposition: Ni/Ti/Pd/Au (4/15/15100 nm), ebeam evaporation
– Lift-off: 50 C acetone, 2 hours! IPA, 5 min. ! N2 blow dry
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MOSCAP Fabrication Process
The following details the MOSCAP fabrication process for both the Power and Time series
samples, subsequent to Al2O3 deposition. Full details of the Al2O3 ALD process itself are given
in Chapter 5, Sections 5.4 and 5.5.
B.1 Gate metal deposition
• Metal deposition: Pt/Au (20 nm/200 nm), ebeam evaporation through a shadow mask
B.2 Lithography Level 1, Power Series Only (photolithogra-
phy):
• Resist application:
– Sample cleaning: 50 C acetone1, 5 min. ! IPA, 5 min. ! N2 blow dry
– Spin Resist: Microposit S1818, 4k rpm, 30 s (nominal thickness ⇠ 2 µm)
– Soft bake: 90 C oven, 30 min.
• Photolithography exposure: hard contact, Al gap 45 µm, 6 s
• Resist development:
– Wet development: Microdev: DI water (1:1), 45 s. ! DI water, 30 s! N2 blow dry
1All processes were carried out at RT unless otherwise stated.
171
APPENDIX B. MOSCAP Fabrication Process
– Ash: O2 plasma, 80 W, 2 min.
• Al2O3 etch: RIE, SiCl4, 25 SCCM, 100 W, 8 mT, RT, 8 min.
• Metal lift-off:
– Metal deposition: Ti/Pt/Au (30 nm/50 nm/100 nm), ebeam evaporation
– Lift-off: 80 C SVC14, 2 hours! IPA, 5 min. ! N2 blow dry
B.3 Backside Metal Deposition, Time Series Only:
• Metal deposition: Ti/Pt/Au (30 nm/50 nm/100 nm), ebeam evaporation to the back of the
sample
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InGaSb-Al2O3 MOS Equivalent Circuit
Model Parameters
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Parameter p-InGaSb n-InGaSb
Pt fm (eV) 5.2
Al2O3
m⇤h (m0) 0.28
m⇤e (m0) 0.28⇤
Eg (eV) 6.65
fAl2O3 (eV) 2.58
kh (nm 1) 8.23
ke (nm 1) 3.46
Tox (nm) 7.4
InxGa1 xSb
x 0.275
Eg (meV) 490
m⇤hh (m0) 0.408
m⇤e,G (m0) 0.025
NA/D (1017 cm 3) 2.5 1.7
fs (eV) 4.2
Gbulk (S/cm2) 0.75 1.2
Extrinsic Rs (mW cm
2) 3.3 21
Ls (nH/cm2) 1† 2†
⇤ 0.28m0 also used for m⇤h for Al2O3 due to lack of available
data.
† Ls was found to increase with increasing gate diameter. p
and n-type data was measured on capacitors with gate diam-
eters of 100 µm and 250 µm respectively.
Table C.1: InGaSb-Al2O3 MOS equivalent circuit model parameters.
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